JPS58187151U - 高密度パツケ−ジ - Google Patents

高密度パツケ−ジ

Info

Publication number
JPS58187151U
JPS58187151U JP1982084896U JP8489682U JPS58187151U JP S58187151 U JPS58187151 U JP S58187151U JP 1982084896 U JP1982084896 U JP 1982084896U JP 8489682 U JP8489682 U JP 8489682U JP S58187151 U JPS58187151 U JP S58187151U
Authority
JP
Japan
Prior art keywords
ceramic substrate
terminals
density package
recess
lsi chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1982084896U
Other languages
English (en)
Japanese (ja)
Other versions
JPS645893Y2 (enrdf_load_stackoverflow
Inventor
西原 幹雄
敏弘 草谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1982084896U priority Critical patent/JPS58187151U/ja
Publication of JPS58187151U publication Critical patent/JPS58187151U/ja
Application granted granted Critical
Publication of JPS645893Y2 publication Critical patent/JPS645893Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
JP1982084896U 1982-06-08 1982-06-08 高密度パツケ−ジ Granted JPS58187151U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982084896U JPS58187151U (ja) 1982-06-08 1982-06-08 高密度パツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982084896U JPS58187151U (ja) 1982-06-08 1982-06-08 高密度パツケ−ジ

Publications (2)

Publication Number Publication Date
JPS58187151U true JPS58187151U (ja) 1983-12-12
JPS645893Y2 JPS645893Y2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=30093815

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982084896U Granted JPS58187151U (ja) 1982-06-08 1982-06-08 高密度パツケ−ジ

Country Status (1)

Country Link
JP (1) JPS58187151U (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10107188A (ja) * 1996-09-27 1998-04-24 Kyocera Corp 半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10107188A (ja) * 1996-09-27 1998-04-24 Kyocera Corp 半導体装置

Also Published As

Publication number Publication date
JPS645893Y2 (enrdf_load_stackoverflow) 1989-02-14

Similar Documents

Publication Publication Date Title
JPS58187151U (ja) 高密度パツケ−ジ
JPS6115746U (ja) 集積回路用パツケ−ジ
JPS58118769U (ja) 印刷配線板
JPS58168141U (ja) リ−ドレスパツケ−ジ
JPS6025170U (ja) プリント基板の端子接続用パッドの配設構造
JPS58184846U (ja) 集積回路装置
JPS592146U (ja) 電子部品パツケ−ジ
JPS6076058U (ja) 電子部品の実装構造
JPS5952647U (ja) 混成集積回路
JPS60111064U (ja) ハイブリツドic用回路基板
JPS6146769U (ja) 電子回路形成チツプ搭載装置
JPS60169860U (ja) 混成集積回路
JPS5918430U (ja) クロスオ−バ配線を施した半導体チツプの実装構造
JPS58170843U (ja) 集積回路用パツケ−ジ
JPS59107139U (ja) 回路基板のicチップ実装構造
JPS5936259U (ja) 多角すいピンチツプキヤリア
JPS59104539U (ja) チツプキヤリア
JPS6096846U (ja) 半導体集積回路装置
JPS60133668U (ja) プリント回路基板
JPS58144846U (ja) 集積回路用パツケ−ジ
JPS6113994U (ja) 電子装置
JPS60130674U (ja) 厚膜混成集積回路用基板
JPS60137447U (ja) 半導体装置
JPS59115663U (ja) フラツト型集積回路パツケ−ジ
JPS5996923U (ja) デイレイライン