JPS58182241A - Cutting method for single crystal wafer - Google Patents

Cutting method for single crystal wafer

Info

Publication number
JPS58182241A
JPS58182241A JP57065633A JP6563382A JPS58182241A JP S58182241 A JPS58182241 A JP S58182241A JP 57065633 A JP57065633 A JP 57065633A JP 6563382 A JP6563382 A JP 6563382A JP S58182241 A JPS58182241 A JP S58182241A
Authority
JP
Japan
Prior art keywords
groove
blade
wafer
cutting
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57065633A
Other languages
Japanese (ja)
Inventor
Shoji Takishima
滝島 昭二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Faurecia Clarion Electronics Co Ltd
Original Assignee
Clarion Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Clarion Co Ltd filed Critical Clarion Co Ltd
Priority to JP57065633A priority Critical patent/JPS58182241A/en
Publication of JPS58182241A publication Critical patent/JPS58182241A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Abstract

PURPOSE:To prevent the chipping of ridges by forming shallow groove at the surface of wafer with a blade of which edge is inclined and by cutting perfectly the groove bottom with a thin blade. CONSTITUTION:A groove of reversed trapozoidal shape is formed in the depth of 20-40mum on a wafer 2 with a blade having an edge angle of 120 deg.. Distance between edges 3-3' of groove is about 200mum, while the side faces 4, 4' form an angle of about 30 deg. against the surface. After the groove is formed with a low feeding speed, the wafer is divided by perfectly cutting at the groove bottom using a thin blade. According to this structure, missing of edge can be prevented at the side of groove and is does not proceed to the outside from the edges 5, 5' at the bottom surface. Therefore, chipping is reduced and yield of chips is improved.

Description

【発明の詳細な説明】 本発明は準結晶ウェハのダイシングによる切断方法に関
する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for cutting a quasicrystalline wafer by dicing.

表面弾性波素子に使用される材料として、タンタル酸リ
チウム(LiTaO3)、ニオブ酸リチウム(LiNb
O5)などの単結晶基板が多くつかわれている。これら
の基板は、非常に、脆い性質を有しているので、その敗
り扱いには慎重な景する。熱的な応力だけでなく、機械
的に欠損しやすいためK、ウェハ状の基板からチップと
して分割する場合K。
Lithium tantalate (LiTaO3), lithium niobate (LiNb) are used as materials for surface acoustic wave devices.
Single crystal substrates such as O5) are often used. These substrates are extremely fragile, so care must be taken when handling them. K because it is easily damaged not only by thermal stress but also mechanically, and K when dividing a wafer-shaped substrate into chips.

ダイヤモンドなどの砥粒により形成された薄し・刃を高
遠屓で回転させて切断する、ダイシングと呼ばれる切断
方法においても、刃の性質、送り速度などを適切に選定
しても、チッピングと呼&fれる欠けを生じ易い。これ
らの欠けは、チップの破断の原因になり、素子製造上大
きな問題となる。
Even in a cutting method called dicing, in which cutting is performed by rotating a thinning blade formed of abrasive grains such as diamond at a high distance, the process is called chipping, even if the properties of the blade, feed rate, etc. are appropriately selected. It is easy to cause chipping. These chips cause chip breakage, which poses a major problem in device manufacturing.

第1!!!1(+1)は従来の方法で切断されたチップ
の斜視−で、第1図(−は、この欠けの模様を示す、第
1図(a)K示すチップlの稜部分の拡大断面図で、山
と谷の間の^低差は栃μli4ある。
1st! ! ! 1 (+1) is a perspective view of a chip cut by the conventional method, and FIG. , the difference in height between the peak and the valley is Tochiμli4.

本発明の目的は、したがって、チップの破断の原因とな
るような欠けを生じない。単結晶ウェノ・のダイシング
による切断方法を提供することである。
The object of the invention is therefore to avoid chipping that would cause chip breakage. An object of the present invention is to provide a method for cutting single crystal wafer by dicing.

上記目的を達成するために、本発明による冒頭に述べた
種類の切断方法は、先端に傾斜を有する刃を用いて切断
しようとする準結晶ウェノ・表mK浅い溝を形成する1
111の工程と、上記第1の工程で使用した刃よりも薄
い刃を用いて上記浅い溝の底thl領域におい℃上記単
結晶ウニノ・を完全KvJ断する第2の工程とからなる
ことを安上とする。
In order to achieve the above object, the cutting method of the type mentioned at the beginning according to the present invention uses a blade with a beveled tip to form a shallow groove in the quasicrystalline material to be cut.
111, and a second step of completely cutting off the KvJ of the single crystal Unino® at the bottom thl region of the shallow groove using a blade thinner than the blade used in the first step. Above.

以下に一面を参照しながら、実施的な用いて本発明を一
層絆しく説明するけれども、それらは例示に過ぎず、本
発明の枠を越えることなしKいろいろな変形や改良があ
り得ることは勿論である。
The present invention will be explained below in a more detailed manner through practical use, but these are merely examples and do not go beyond the scope of the present invention.Of course, various modifications and improvements may be made. It is.

先端が120°の角度を持った刃を用いて、まず、第2
1M(a)に示すように1ウエハ2の表面から加〜切μ
准の深さの逆梯形の溝をつける。溝の縁3と3′の間の
間隔は約200μraで、溝のlll14.4’はウェ
ハ2の表面とは約ガの角度をなす。このとき、溝つけは
極めて低いウェハ送り速度で行なう。つぎに、繭に使用
した刃よりも小さな厚さの刃を用いて、總2図Tb) 
K示すように、上記逆梯形の溝の底面領域においてウェ
ハ2を完全に切断して、複数のチップIK分割する。
Using a blade with a 120° tip, first cut the second blade.
As shown in 1M(a), cutting μ from the surface of 1 wafer 2
Grooves in an inverted trapezoidal shape with an associate depth. The spacing between the edges 3 and 3' of the grooves is about 200 .mu.ra, and the grooves 14.4' form an angle of about 14.4 with the surface of the wafer 2. At this time, grooving is performed at an extremely low wafer feeding speed. Next, using a blade with a smaller thickness than the blade used for the cocoon, (Figure 2 Tb)
As shown in K, the wafer 2 is completely cut in the bottom region of the inverted trapezoidal groove to divide it into a plurality of chips IK.

以上の順序にしたがって切断すれば、#!1の工程の切
断では切込みが深く、かつ溝の側面4,4′は傾斜して
いるから、稜部分の欠けは極めて小さく、山と谷の間の
^低差は通常2乃至3μjlIIK遇ぎない。第2の工
程で生じる稜の欠け&ま溝の側面の所で阻止されるから
、クランク&ま溝の底面領域の縁5,5′から外圧向っ
て進行することし家な(・。
If you cut according to the above order, #! In the cutting step 1, the cut is deep and the side surfaces 4, 4' of the groove are inclined, so the chipping at the edge is extremely small, and the height difference between the peak and valley is usually only 2 to 3 μjlIIK. Since it is stopped at the side surface of the groove and groove in the ridge that occurs in the second step, it is impossible for the external pressure to proceed from the edges 5, 5' of the bottom area of the crank and groove.

第3図は本発明の方法によって切断されたチップlの角
部分の斜視図である。
FIG. 3 is a perspective view of a corner portion of a chip I cut by the method of the present invention.

以上説明した通り、本発明によれば、ダイシングによる
欠けが少ないから、チップの歩留り力1向上し、それか
ら製造される素子の信頼性力1よくなるという利点が得
られる。
As explained above, according to the present invention, since there are fewer chips due to dicing, the yield of chips is improved by 1, and the reliability of devices manufactured from the chip is improved by 1.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a)は従来の方法で91i#rされたチップの
斜視図、菖xlV(blはg1図(a)にボすチップの
稜部分の拡大断面図、第2N(a)は不発#!AKよる
方法の第1の工程後のウニノ1の断面図、第2図(b)
は本発明による方法の第2の工程後の分割されたチップ
のlIr面図、第3図は第2図(四のチップの角部分の
斜視図であるー。 1・・・チップ、2・・・ウニノー、3,3′・・・溝
の縁、4゜41・・・溝の側面、5.5′・・・溝の底
面領域の縁。
Fig. 1(a) is a perspective view of a chip processed by the conventional method to 91i#r, iris xlV (bl is an enlarged sectional view of the edge of the chip shown in g1(a), and No. 2N(a) is an unexploded #! Cross-sectional view of UNINO 1 after the first step of the AK method, FIG. 2(b)
3 is a perspective view of the corner portion of the chip shown in FIG. 2 (4). 1...chip, 2... ...Unino, 3,3'...Edge of the groove, 4゜41...Surface side of the groove, 5.5'...Edge of the bottom area of the groove.

Claims (1)

【特許請求の範囲】[Claims] 先14iK傾斜を有する刃を用いて切断しようとする準
結晶ウェハ表面に浅い溝を形成する第1の工程と、上記
第1の工程で使用した刃よりも薄い刃を用いて上記浅い
溝の底面領域において上記準結晶ウェハな完全に切断す
る第2の工程とからなることを特徴とする、単結晶ウェ
ハのダイシングによる切断方法。
A first step of forming a shallow groove on the surface of the quasicrystalline wafer to be cut using a blade with a tip inclined at 14iK, and forming a shallow groove on the bottom surface of the shallow groove using a blade thinner than the blade used in the first step. and a second step of completely slicing the quasi-crystalline wafer in the region.
JP57065633A 1982-04-19 1982-04-19 Cutting method for single crystal wafer Pending JPS58182241A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57065633A JPS58182241A (en) 1982-04-19 1982-04-19 Cutting method for single crystal wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57065633A JPS58182241A (en) 1982-04-19 1982-04-19 Cutting method for single crystal wafer

Publications (1)

Publication Number Publication Date
JPS58182241A true JPS58182241A (en) 1983-10-25

Family

ID=13292615

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57065633A Pending JPS58182241A (en) 1982-04-19 1982-04-19 Cutting method for single crystal wafer

Country Status (1)

Country Link
JP (1) JPS58182241A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246208A (en) * 1987-04-01 1988-10-13 住友電気工業株式会社 Dicing method of semiconductor wafer
JPH02305207A (en) * 1989-05-19 1990-12-18 Sanyo Electric Co Ltd Manufacture of surface acoustic wave element
FR2870637A1 (en) * 2004-05-18 2005-11-25 Temex Sa Sa Crystalline structure component e.g. surface acoustic wave component, for e.g. strain gauge, has two plane sides whose circumference have plane bevels, where angles between planes of bevels and sides lie between forty five and sixty degrees
US6996882B2 (en) 1999-06-14 2006-02-14 Matsushita Electric Industrial Co., Ltd. Method for producing a surface acoustic wave element

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4946681A (en) * 1972-09-07 1974-05-04
JPS5410682A (en) * 1977-06-25 1979-01-26 Nec Corp Production of semiconductor elements
JPS5412563A (en) * 1977-06-29 1979-01-30 Toshiba Corp Fabricating method of semiconductor crystals
JPS5549599B2 (en) * 1975-11-27 1980-12-12

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4946681A (en) * 1972-09-07 1974-05-04
JPS5549599B2 (en) * 1975-11-27 1980-12-12
JPS5410682A (en) * 1977-06-25 1979-01-26 Nec Corp Production of semiconductor elements
JPS5412563A (en) * 1977-06-29 1979-01-30 Toshiba Corp Fabricating method of semiconductor crystals

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246208A (en) * 1987-04-01 1988-10-13 住友電気工業株式会社 Dicing method of semiconductor wafer
JPH02305207A (en) * 1989-05-19 1990-12-18 Sanyo Electric Co Ltd Manufacture of surface acoustic wave element
JPH06103820B2 (en) * 1989-05-19 1994-12-14 三洋電機株式会社 Method for manufacturing surface acoustic wave element
US6996882B2 (en) 1999-06-14 2006-02-14 Matsushita Electric Industrial Co., Ltd. Method for producing a surface acoustic wave element
FR2870637A1 (en) * 2004-05-18 2005-11-25 Temex Sa Sa Crystalline structure component e.g. surface acoustic wave component, for e.g. strain gauge, has two plane sides whose circumference have plane bevels, where angles between planes of bevels and sides lie between forty five and sixty degrees

Similar Documents

Publication Publication Date Title
US7859084B2 (en) Semiconductor substrate
US7384858B2 (en) Wafer dividing method
JP6336817B2 (en) Elastic wave device and manufacturing method thereof
JPH0888201A (en) Semiconductor element using sapphire substrate
JPS58182241A (en) Cutting method for single crystal wafer
JPH06283758A (en) Method of cutting gallium nitride compound semiconductor wafer
JPS6282008A (en) Breaking device for semiconductor wafer
JP3319507B2 (en) Diamond wafer chipping method
JPS61149316A (en) Method of cutting pressure sensor wafer
JP3584539B2 (en) Cutting method of semiconductor wafer with glass
JPH02305207A (en) Manufacture of surface acoustic wave element
JPS60242800A (en) Manufacture of diced transducer
JPS633774Y2 (en)
JPS61249709A (en) Method of cutting semiconductor wafer
JPS5994436A (en) Manufacture of semiconductor pellet
US4389280A (en) Method of manufacturing very thin semiconductor chips
JPS5922345A (en) Dicing method of semiconductor substrate
JPS5911239B2 (en) Manufacturing method of ultrasonic probe
JPS6363209A (en) Manufacture of piezoelectric vibrator
JPS59172292A (en) Method of cutting ceramic substrate
JPH06305759A (en) Method for cutting glass
JPH0238500Y2 (en)
JPS58211736A (en) Manufacture of lithium niobate single crystal element
JPH0613828A (en) Prodduction of surface acoustic wave element
JPS6051996B2 (en) cutting blade