JPS58166452A - デ−タ処理装置 - Google Patents
デ−タ処理装置Info
- Publication number
- JPS58166452A JPS58166452A JP57048544A JP4854482A JPS58166452A JP S58166452 A JPS58166452 A JP S58166452A JP 57048544 A JP57048544 A JP 57048544A JP 4854482 A JP4854482 A JP 4854482A JP S58166452 A JPS58166452 A JP S58166452A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- address
- branch
- register
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57048544A JPS58166452A (ja) | 1982-03-26 | 1982-03-26 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57048544A JPS58166452A (ja) | 1982-03-26 | 1982-03-26 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58166452A true JPS58166452A (ja) | 1983-10-01 |
| JPH0348535B2 JPH0348535B2 (enrdf_load_stackoverflow) | 1991-07-24 |
Family
ID=12806305
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57048544A Granted JPS58166452A (ja) | 1982-03-26 | 1982-03-26 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58166452A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62194544A (ja) * | 1986-02-20 | 1987-08-27 | Nec Corp | 命令先読み制御方式 |
| JPS6336336A (ja) * | 1986-07-30 | 1988-02-17 | Nec Corp | 情報処理装置 |
-
1982
- 1982-03-26 JP JP57048544A patent/JPS58166452A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62194544A (ja) * | 1986-02-20 | 1987-08-27 | Nec Corp | 命令先読み制御方式 |
| JPS6336336A (ja) * | 1986-07-30 | 1988-02-17 | Nec Corp | 情報処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0348535B2 (enrdf_load_stackoverflow) | 1991-07-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3949379A (en) | Pipeline data processing apparatus with high speed slave store | |
| EP0204832B1 (en) | Error detection and correction system | |
| JP3708176B2 (ja) | データ処理装置及びデータ処理方法 | |
| KR880000298B1 (ko) | 멀티워어드 메모리 데이타 스토리지 및 어드레싱 기법및 장치 | |
| JPH0581935B2 (enrdf_load_stackoverflow) | ||
| CA1180455A (en) | Pipelined microprocessor with double bus architecture | |
| JP3954171B2 (ja) | コンピュータにおけるスカラ値をベクトルに記入する方法 | |
| JPH02208763A (ja) | エラー修正能力を備えた書き戻しバッファ | |
| CA1311304C (en) | Apparatus for forcing a reload from main memory upon cache memory error | |
| US4348724A (en) | Address pairing apparatus for a control store of a data processing system | |
| US4204634A (en) | Storing partial words in memory | |
| EP0201833A2 (en) | Instruction processor | |
| US4757445A (en) | Method and apparatus for validating prefetched instruction | |
| US5924128A (en) | Pseudo zero cycle address generator and fast memory access | |
| US4924377A (en) | Pipelined instruction processor capable of reading dependent operands in parallel | |
| JPS58166452A (ja) | デ−タ処理装置 | |
| JPS6049340B2 (ja) | 分岐命令先取り方式 | |
| JPS5938677B2 (ja) | 制御ワ−ド転送制御装置 | |
| JPS6238953A (ja) | 部分書込みアクセスを圧縮する主記憶装置 | |
| JPH0444136A (ja) | メモリアクセス制御装置 | |
| JPS62501940A (ja) | マイクロプログラム・コントロ−ラの改良 | |
| US5729729A (en) | System for fast trap generation by creation of possible trap masks from early trap indicators and selecting one mask using late trap indicators | |
| JP2924004B2 (ja) | 命令コード転送方式 | |
| EP0149858A2 (en) | Data processing system | |
| JPS6049952B2 (ja) | メモリ制御装置のビジ−制御方式 |