JPS58159169A - 並列処理方式 - Google Patents
並列処理方式Info
- Publication number
- JPS58159169A JPS58159169A JP4220482A JP4220482A JPS58159169A JP S58159169 A JPS58159169 A JP S58159169A JP 4220482 A JP4220482 A JP 4220482A JP 4220482 A JP4220482 A JP 4220482A JP S58159169 A JPS58159169 A JP S58159169A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- memory
- data
- processors
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4220482A JPS58159169A (ja) | 1982-03-17 | 1982-03-17 | 並列処理方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4220482A JPS58159169A (ja) | 1982-03-17 | 1982-03-17 | 並列処理方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58159169A true JPS58159169A (ja) | 1983-09-21 |
JPS6259345B2 JPS6259345B2 (enrdf_load_stackoverflow) | 1987-12-10 |
Family
ID=12629473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4220482A Granted JPS58159169A (ja) | 1982-03-17 | 1982-03-17 | 並列処理方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58159169A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855903A (en) * | 1984-12-20 | 1989-08-08 | State University Of New York | Topologically-distributed-memory multiprocessor computer |
-
1982
- 1982-03-17 JP JP4220482A patent/JPS58159169A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855903A (en) * | 1984-12-20 | 1989-08-08 | State University Of New York | Topologically-distributed-memory multiprocessor computer |
Also Published As
Publication number | Publication date |
---|---|
JPS6259345B2 (enrdf_load_stackoverflow) | 1987-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5056000A (en) | Synchronized parallel processing with shared memory | |
CN100380313C (zh) | 用于带有间接超长指令字处理部件至处理部件通信的有效同步mimd操作的方法和设备 | |
US6219775B1 (en) | Massively parallel computer including auxiliary vector processor | |
US6128720A (en) | Distributed processing array with component processors performing customized interpretation of instructions | |
US4809169A (en) | Parallel, multiple coprocessor computer architecture having plural execution modes | |
US6282583B1 (en) | Method and apparatus for memory access in a matrix processor computer | |
JP3290798B2 (ja) | 並列コンピュータ | |
JPH08506198A (ja) | 多重パイプライン多重プロセッサシステム | |
JPH0922404A (ja) | 同報通信プロセッサ命令を備えたアレイ・プロセッサ通信アーキテクチャ | |
JPH0425586B2 (enrdf_load_stackoverflow) | ||
JPH02271460A (ja) | マルチプロセッサシステム内のシステムユニット間でデータトランザクションを行なうモジュール式クロスバー相互接続ネットワーク | |
US5210828A (en) | Multiprocessing system with interprocessor communications facility | |
JPH0754502B2 (ja) | 先読み優先調停システム及び方法 | |
EP2132645A1 (en) | A data transfer network and control apparatus for a system with an array of processing elements each either self- or common controlled | |
JP2000259609A (ja) | データ処理プロセッサおよびシステム | |
JPS58159169A (ja) | 並列処理方式 | |
KR20200142200A (ko) | 신경망 연산 효율 증대를 위한 신경망 가속기 및 그의 동작 방법 | |
US7788466B2 (en) | Integrated circuit with a plurality of communicating digital signal processors | |
JPS6347835A (ja) | パイプライン計算機 | |
JP7136343B2 (ja) | データ処理システム、方法、およびプログラム | |
JPS6259347B2 (enrdf_load_stackoverflow) | ||
JPS6259346B2 (enrdf_load_stackoverflow) | ||
JPH01177672A (ja) | ディジタル信号処理装置 | |
JPS58159168A (ja) | 並列処理方式 | |
JPH05508046A (ja) | 多重プロセッサシステムのための高速割込み機構 |