JPS58154058A - マルチプロセッサシステム - Google Patents

マルチプロセッサシステム

Info

Publication number
JPS58154058A
JPS58154058A JP57036407A JP3640782A JPS58154058A JP S58154058 A JPS58154058 A JP S58154058A JP 57036407 A JP57036407 A JP 57036407A JP 3640782 A JP3640782 A JP 3640782A JP S58154058 A JPS58154058 A JP S58154058A
Authority
JP
Japan
Prior art keywords
processor
program module
interrupt
processing
management table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57036407A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0449146B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Kobayashi
博 小林
Keiichi Nakane
啓一 中根
Toshiro Jinnai
神内　俊郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57036407A priority Critical patent/JPS58154058A/ja
Publication of JPS58154058A publication Critical patent/JPS58154058A/ja
Publication of JPH0449146B2 publication Critical patent/JPH0449146B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP57036407A 1982-03-10 1982-03-10 マルチプロセッサシステム Granted JPS58154058A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57036407A JPS58154058A (ja) 1982-03-10 1982-03-10 マルチプロセッサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57036407A JPS58154058A (ja) 1982-03-10 1982-03-10 マルチプロセッサシステム

Publications (2)

Publication Number Publication Date
JPS58154058A true JPS58154058A (ja) 1983-09-13
JPH0449146B2 JPH0449146B2 (enrdf_load_stackoverflow) 1992-08-10

Family

ID=12468980

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57036407A Granted JPS58154058A (ja) 1982-03-10 1982-03-10 マルチプロセッサシステム

Country Status (1)

Country Link
JP (1) JPS58154058A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61256465A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 並列処理システム
JPS6249563A (ja) * 1985-08-29 1987-03-04 Nec Corp 機械翻訳装置
JPH02502764A (ja) * 1987-02-06 1990-08-30 アメリカン　テレフォン　アンド　テレグラフ　カムパニー 多重処理を行なう方法および構成

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61256465A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 並列処理システム
JPS6249563A (ja) * 1985-08-29 1987-03-04 Nec Corp 機械翻訳装置
JPH02502764A (ja) * 1987-02-06 1990-08-30 アメリカン　テレフォン　アンド　テレグラフ　カムパニー 多重処理を行なう方法および構成

Also Published As

Publication number Publication date
JPH0449146B2 (enrdf_load_stackoverflow) 1992-08-10

Similar Documents

Publication Publication Date Title
EP0093835B1 (en) Resource switching in a multi-tasking environment
US4123795A (en) Control system for a stored program multiprocessor computer
US4435752A (en) Allocation of rotating memory device storage locations
US4369494A (en) Apparatus and method for providing synchronization between processes and events occurring at different times in a data processing system
US4395757A (en) Process synchronization utilizing semaphores
CN100517236C (zh) 智能卡嵌入式操作系统及其控制方法
US5010482A (en) Multi-event mechanism for queuing happened events for a large data processing system
EP0491342A2 (en) Method for fast communication between user program and operating system
US6108766A (en) Structure of processor having a plurality of main processors and sub processors, and a method for sharing the sub processors
JPS58151655A (ja) 情報処理装置
US20070074214A1 (en) Event processing method in a computer system
JP2000330806A (ja) 計算機システム
JPH04348451A (ja) 並列計算機
JPS6081650A (ja) データ処理システム
CN112346835B (zh) 一种基于协程的调度处理方法及系统
CA1304513C (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
CN109144749A (zh) 一种使用处理器实现多处理器间通信的方法
CN108958903B (zh) 嵌入式多核中央处理器任务调度方法与装置
CN100489783C (zh) 在单计算机上可在同一时刻执行多道程序的方法及系统
CN109062857A (zh) 一种能高速实现多处理器间通信的新型消息控制器及其通信方法
JPS58154058A (ja) マルチプロセッサシステム
CN108958904B (zh) 嵌入式多核中央处理器的轻量级操作系统的驱动程序框架
CN108958905B (zh) 嵌入式多核中央处理器的轻量级操作系统
JP2000259609A (ja) データ処理プロセッサおよびシステム
CA1302580C (en) Apparatus and method for using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system