JPS5813774U - Image information density determination circuit for facsimile equipment - Google Patents

Image information density determination circuit for facsimile equipment

Info

Publication number
JPS5813774U
JPS5813774U JP10612781U JP10612781U JPS5813774U JP S5813774 U JPS5813774 U JP S5813774U JP 10612781 U JP10612781 U JP 10612781U JP 10612781 U JP10612781 U JP 10612781U JP S5813774 U JPS5813774 U JP S5813774U
Authority
JP
Japan
Prior art keywords
circuit
image information
information density
determination circuit
density determination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10612781U
Other languages
Japanese (ja)
Inventor
貢 池田
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP10612781U priority Critical patent/JPS5813774U/en
Publication of JPS5813774U publication Critical patent/JPS5813774U/en
Pending legal-status Critical Current

Links

Landscapes

  • Facsimile Scanning Arrangements (AREA)
  • Facsimile Image Signal Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案による画情報密度判定回路の概略構成を
示すブロック図、第2図はその動作を説明するための要
部の波形図、第3図は第1因の第2回路の設定時間につ
いて説明するための図である。 1・・・・・・第1の回路、2,3・・・・・・第2の
回路、6゜7・・・・・・第3の回路。
Fig. 1 is a block diagram showing the schematic configuration of the image information density determination circuit according to the present invention, Fig. 2 is a waveform diagram of the main part to explain its operation, and Fig. 3 is the setting of the second circuit which is the first factor. FIG. 3 is a diagram for explaining time. 1...First circuit, 2,3...Second circuit, 6°7...Third circuit.

Claims (2)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)2値画信号の変化点を検出する第1の回路と、こ
の第1の回路の出力によりトリガされ上記画信号の1ラ
イン期間よりも充分小なる一定時間を設定する第2の回
路と、この第2の回路の設定時間内に次の変化点が到来
するか否かを検出する第3の回路を備え、この第3の回
路の出力を得て画情報密度を判定するようにしたファク
シミリ装置の画情報密度判定回路。
(1) A first circuit that detects a change point in a binary image signal, and a second circuit that is triggered by the output of this first circuit and sets a certain period of time that is sufficiently smaller than one line period of the image signal. and a third circuit for detecting whether or not the next change point arrives within the set time of the second circuit, and the image information density is determined based on the output of the third circuit. Image information density determination circuit for facsimile machines.
(2)前記第2の回路の設定時間は、検出すべき画情報
密度をN1上記画信号を得るための1ライン分の走査期
間をT、 1ライン分の走査距離をDとして、T/DN
に選定されることを特徴とする実用新案登録請求の範囲
第1項記載の画情報密度判定回路。
(2) The setting time of the second circuit is T/DN, where the image information density to be detected is N1, the scanning period for one line to obtain the above image signal is T, and the scanning distance for one line is D.
An image information density determination circuit according to claim 1, which is selected as a utility model.
JP10612781U 1981-07-16 1981-07-16 Image information density determination circuit for facsimile equipment Pending JPS5813774U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10612781U JPS5813774U (en) 1981-07-16 1981-07-16 Image information density determination circuit for facsimile equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10612781U JPS5813774U (en) 1981-07-16 1981-07-16 Image information density determination circuit for facsimile equipment

Publications (1)

Publication Number Publication Date
JPS5813774U true JPS5813774U (en) 1983-01-28

Family

ID=29900637

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10612781U Pending JPS5813774U (en) 1981-07-16 1981-07-16 Image information density determination circuit for facsimile equipment

Country Status (1)

Country Link
JP (1) JPS5813774U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120966U (en) * 1987-02-02 1988-08-05

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120966U (en) * 1987-02-02 1988-08-05

Similar Documents

Publication Publication Date Title
JPS5813774U (en) Image information density determination circuit for facsimile equipment
JPS5851400U (en) Zero intersection detection circuit
JPS58186670U (en) fax receiver
JPS6076392U (en) level display device
JPS583679U (en) Television signal regenerator
JPS6137657U (en) Image reading device
JPS6121057U (en) information recording device
JPS63121965U (en)
JPS58149854U (en) fax machine
JPS5891173U (en) Peak level detection circuit
JPS5885848U (en) Track image signal conversion device
JPS5991067U (en) answering machine
JPS60140261U (en) Video signal processing device
JPS5957072U (en) interface circuit
JPS60114994U (en) Clock with recording function
JPS6133548U (en) tone detection radio receiver
JPS6019278U (en) Beam index type color television receiver
JPS60159507U (en) Audio mute circuit
JPS58104042U (en) Synchronous detection circuit
JPS6142146U (en) Traffic information station display circuit
JPS60127079U (en) Video signal processing device
JPS60123764U (en) Dropout detection circuit in recorded information reproducing device
JPS5861582U (en) Skew distortion correction device
JPS58114654U (en) Image signal error control device
JPS5830373U (en) Reference signal detection circuit