JPS58129623A - バスの動作中実時間検査回路 - Google Patents
バスの動作中実時間検査回路Info
- Publication number
- JPS58129623A JPS58129623A JP57011718A JP1171882A JPS58129623A JP S58129623 A JPS58129623 A JP S58129623A JP 57011718 A JP57011718 A JP 57011718A JP 1171882 A JP1171882 A JP 1171882A JP S58129623 A JPS58129623 A JP S58129623A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- pattern
- comparator
- time
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57011718A JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57011718A JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58129623A true JPS58129623A (ja) | 1983-08-02 |
| JPS6244664B2 JPS6244664B2 (enrdf_load_stackoverflow) | 1987-09-22 |
Family
ID=11785816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57011718A Granted JPS58129623A (ja) | 1982-01-29 | 1982-01-29 | バスの動作中実時間検査回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58129623A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63123149A (ja) * | 1986-11-12 | 1988-05-26 | Nec Corp | デ−タ転送方法 |
-
1982
- 1982-01-29 JP JP57011718A patent/JPS58129623A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63123149A (ja) * | 1986-11-12 | 1988-05-26 | Nec Corp | デ−タ転送方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6244664B2 (enrdf_load_stackoverflow) | 1987-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109872150B (zh) | 具有时钟同步操作的数据处理系统 | |
| US5068851A (en) | Apparatus and method for documenting faults in computing modules | |
| KR102355424B1 (ko) | 차량용 중앙 처리 장치를 제어하는 워치독 회로의 신뢰성을 향상시키는 장치 및 방법 | |
| US4538273A (en) | Dual input watchdog timer | |
| US4233682A (en) | Fault detection and isolation system | |
| US4967347A (en) | Multiple-redundant fault detection system and related method for its use | |
| US5226152A (en) | Functional lockstep arrangement for redundant processors | |
| US5153881A (en) | Method of handling errors in software | |
| US5640508A (en) | Fault detecting apparatus for a microprocessor system | |
| US5251227A (en) | Targeted resets in a data processor including a trace memory to store transactions | |
| US4688222A (en) | Built-in parallel testing circuit for use in a processor | |
| JPH0792765B2 (ja) | 入/出力コントローラ | |
| JPH01154242A (ja) | 二重ゾーンの耐欠陥コンピュータシステム | |
| JPH01154240A (ja) | 単一レールインターフェイスにエラーチェック機能を有する二重レールプロセッサ | |
| US5048022A (en) | Memory device with transfer of ECC signals on time division multiplexed bidirectional lines | |
| JPH05128080A (ja) | 情報処理装置 | |
| US20040216003A1 (en) | Mechanism for FRU fault isolation in distributed nodal environment | |
| US5450573A (en) | Device for monitoring the functioning of external synchronization modules in a multicomputer system | |
| US4627057A (en) | Method and arrangement for the functional testing of computers | |
| KR100583214B1 (ko) | 정보 처리 장치 | |
| US4707833A (en) | Fault-compensating digital information transfer apparatus | |
| US6374365B1 (en) | Arrangement for operating two functionally parallel processors | |
| JPH0378647B2 (enrdf_load_stackoverflow) | ||
| JPS58129623A (ja) | バスの動作中実時間検査回路 | |
| JP4111730B2 (ja) | 半導体メモリ装置及びチップ選択信号発生方法 |