JPS5812036A - デ−タ転送システム - Google Patents
デ−タ転送システムInfo
- Publication number
- JPS5812036A JPS5812036A JP56109437A JP10943781A JPS5812036A JP S5812036 A JPS5812036 A JP S5812036A JP 56109437 A JP56109437 A JP 56109437A JP 10943781 A JP10943781 A JP 10943781A JP S5812036 A JPS5812036 A JP S5812036A
- Authority
- JP
- Japan
- Prior art keywords
- ready signal
- master device
- data
- time
- slave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56109437A JPS5812036A (ja) | 1981-07-15 | 1981-07-15 | デ−タ転送システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56109437A JPS5812036A (ja) | 1981-07-15 | 1981-07-15 | デ−タ転送システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5812036A true JPS5812036A (ja) | 1983-01-24 |
JPS61661B2 JPS61661B2 (enrdf_load_stackoverflow) | 1986-01-10 |
Family
ID=14510214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56109437A Granted JPS5812036A (ja) | 1981-07-15 | 1981-07-15 | デ−タ転送システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5812036A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6465361A (en) * | 1987-08-31 | 1989-03-10 | Sanyo Ind Ltd | Locking device for torque limiter |
JPH0331919A (ja) * | 1989-06-28 | 1991-02-12 | Nec Corp | オンラインリペア可能な情報処理装置 |
-
1981
- 1981-07-15 JP JP56109437A patent/JPS5812036A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6465361A (en) * | 1987-08-31 | 1989-03-10 | Sanyo Ind Ltd | Locking device for torque limiter |
JPH0331919A (ja) * | 1989-06-28 | 1991-02-12 | Nec Corp | オンラインリペア可能な情報処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS61661B2 (enrdf_load_stackoverflow) | 1986-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6557068B2 (en) | High speed peripheral interconnect apparatus, method and system | |
US3886524A (en) | Asynchronous communication bus | |
US4864496A (en) | Bus adapter module for interconnecting busses in a multibus computer system | |
US7587542B2 (en) | Device adapted to send information in accordance with a communication protocol | |
JP3327559B2 (ja) | フィーチャ・カードのコンピュータへの非破壊的活状態挿入およびコンピュータからの非破壊的活状態取外しを可能にする方法およびシステム | |
US4716526A (en) | Multiprocessor system | |
EP0186006A2 (en) | Multiprocessor system | |
EP0126771B1 (en) | Apparatus and method for arbitrating between signals | |
EP0795157B1 (en) | Bridge between two buses | |
JP3400665B2 (ja) | Pcmciaカード上の割り込み共有技術 | |
US6134625A (en) | Method and apparatus for providing arbitration between multiple data streams | |
KR970705793A (ko) | 컴퓨터 시스템의 버스사이의 투명 브리지 및 단일 논리 버스로서 동작하도록 그러한 버스를 인터페이스하는 방법(a transparent bridge between buses of a computer system and a method of interfacing the buses to operate as a single logical bus) | |
US5454081A (en) | Expansion bus type determination apparatus | |
EP0465221B1 (en) | IEEE 488 Interface | |
JP2963426B2 (ja) | バスブリッジ装置及びトランザクションフォワード方法 | |
US6202117B1 (en) | Host adapter integrated circuit having autoaccess pause | |
US5673419A (en) | Parity bit emulator with write parity bit checking | |
JPS5812036A (ja) | デ−タ転送システム | |
JPH0259552B2 (enrdf_load_stackoverflow) | ||
US6327676B1 (en) | Test equipment | |
US4630197A (en) | Anti-mutilation circuit for protecting dynamic memory | |
JP2944280B2 (ja) | インタフェース回路 | |
US6408353B1 (en) | Microcomputer having sampling function of retry requesting signal in syncronization with strobe signal | |
RU2033636C1 (ru) | Устройство для сопряжения источника информации с процессором | |
JPH04352057A (ja) | 割込み通知回路 |