JPS58120353A - Msk modulating system - Google Patents

Msk modulating system

Info

Publication number
JPS58120353A
JPS58120353A JP383382A JP383382A JPS58120353A JP S58120353 A JPS58120353 A JP S58120353A JP 383382 A JP383382 A JP 383382A JP 383382 A JP383382 A JP 383382A JP S58120353 A JPS58120353 A JP S58120353A
Authority
JP
Japan
Prior art keywords
frequency
circuit
wave
signal
space
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP383382A
Other languages
Japanese (ja)
Inventor
Takeya Tanaka
健也 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP383382A priority Critical patent/JPS58120353A/en
Publication of JPS58120353A publication Critical patent/JPS58120353A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20Modulator circuits; Transmitter circuits
    • H04L27/2003Modulator circuits; Transmitter circuits for continuous phase modulation
    • H04L27/2007Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained
    • H04L27/2014Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained in which the phase changes in a piecewise linear manner during each symbol period, e.g. minimum shift keying, fast frequency shift keying

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To realize the system inexpensively with a simple circuit, by obtaining a phase continuous frequency shift keying wave having a frequency twice the desired frequency and frequency-dividing the wave into two to obtain the desired MSK wave. CONSTITUTION:An output (a) of a 7.2kHz oscillator 9 is frequency-divided at a 1/2 frequency divider 10 and a 1/3 frequency divider 11 and becomes 3.6kHz and 2.4kHz pulse signals at signals (c) and (d) and inputted to a switching circuit 12. The outputs of the dividers 10, 11 are ANDed at an AND circuit 16 to obtain a clock (e), 1.2kHz in frequency, which is applied to an FF17. An input base band signal is synchronized with the clock (e) and inputted to a switching circuit 12. The circuit 12 gives an output of 3.6kHz or 2.4kHz pulse signals depending on that the input base band signal is mark or space. An output signal (g) of the circuit 12 is inputted to an FF13, which gives a signal (h) with a delay, and this signal (h) is divided at a 1/2 frequency divider 14 to obtain the specified MSK wave.

Description

【発明の詳細な説明】 (a)@明の技術分野 本発明はディジタル信号を、位相連続のmtII!数シ
フト今一インク(以下F8にと略称する)のうちで変調
指数0.5であるM8Ktlllを竹う変調方式に係9
きわめて蘭阜な回路構成により笑楓出来るMSに変一方
式に関する・ (b)  従来技術と間一点 纂l凶FA従来例の電圧制御発振器を用いたhtr8に
変一方式のブロック図、第21は従来例の2周妓切誉方
式のMBKKm方式のブロック−である・1中lは電圧
制御発振器、2はmHz尭振器、ル 3はl1rHxTh伽器よシm11gのマーク傷号爛妓
数え を得る為の分周比がm/#の分周器、4は同じくn H
zのスペース佃号周岐数を得る為の分周比がn/Iの分
周器、5はクロック発生器、6は切替制御回路、7は切
替回路、8はアリッ17四ツブである・ wLl−の場合は人力ベースパント信号のマーり/スペ
ースにより電圧側御発振器10弗振周波数を変りl指数
が0.5になるように変化さしてMSK変調を行うてい
るが、この場合は電圧制御41鞄振器が鳥価である欠点
がある・ を 囁 及びn/J分周器4によりm Hz及びII Hzの周
波数の夫々180jt位相の異なるパルス信号を切替回
路7に入力しておき(但IJm −nj x 2−人力
ベースバンド信号のピットレー))、JHz発振器2よ
りの周板敷信号よりクロック発生器5にて得た入力ベー
スパント信号のビットレートに合りたクロックにで、7
リツプ70ツブ8を介することにより人カベースパント
qi号の同期をと)、7リツプ70ツブ8の出力を切替
側−回路6Vc入カシ、入力ベースパント信号のマーり
/スペースに対応する切替制御回路6よ〕の制御@号に
よp切替回路7を制御して例えばマークの時はm Hz
のパルス信号を出力しスペースの時はfi ltgのパ
ルスfi!号を出力するようkしてMSK変調を行って
いる・しかしこの場合変−指数0.5で位相連続の+= F8Kを行うの者は入力ベースパント信号の例えばマー
ク時のmHzのパルス信号の蝋後の位相により次のスペ
ース時のl1l(zのパルス信号の位相艷 を、nZlI分周器4のQの出力のもOKするか、18
01を位相の異なる・の出力のものにするか選択せねば
ならないため、切替側#(ロ)路6はこの判断をする回
路が必iKなり回路が画線となり為価になる欠点がある
◎ (C)  発明の目的 本発明の目的は上記の欠点をなくするためK。
DETAILED DESCRIPTION OF THE INVENTION (a) Technical field of @Ming The present invention converts digital signals into phase-continuous mtII! The modulation method using M8Ktll, which has a modulation index of 0.5 among the number shift Imaichi ink (hereinafter abbreviated as F8), is used.
(b) A block diagram of an HTR8 conversion type using a voltage controlled oscillator of the conventional FA, which is a convergence between the conventional technology and the conventional technology. This is the block of the MBKKm system of the conventional 2-period system.L in 1 is the voltage controlled oscillator, 2 is the mHz oscillator, and 3 is the mark signal count of l1rHxThgaikiyosim11g. A frequency divider with a frequency division ratio of m/# to obtain, 4 is also n H
A frequency divider with a frequency division ratio of n/I to obtain the space number frequency division number of z, 5 is a clock generator, 6 is a switching control circuit, 7 is a switching circuit, and 8 is a 17-inch circuit. In the case of wLl-, MSK modulation is performed by changing the oscillation frequency of the voltage side control oscillator 10 depending on the mark/space of the human base punt signal so that the l index becomes 0.5, but in this case, voltage control 41 bag vibrator has the disadvantage that it is a weak point.The n/J frequency divider 4 inputs pulse signals of m Hz and II Hz frequencies with different phases of 180 jt to the switching circuit 7 (however, IJm -nj
The output of the 7-rip 70 knob 8 is synchronized with the base punt qi via the lip 70 knob 8), and the switching control circuit 6 corresponds to the mark/space of the input base punt signal. For example, when marking is performed, the p switching circuit 7 is controlled by the control @ symbol.
It outputs a pulse signal of fi ltg and when it is a space, it outputs a pulse fi of fi ltg! However, in this case, those who perform phase-continuous +=F8K with a variable index of 0.5 are using MSK modulation to output the input base punt signal, for example, the mHz pulse signal at the time of marking. Is the phase of the pulse signal of l1l(z at the next space OK also of the output of Q of the nZlI frequency divider 4?
Since it is necessary to select whether to output 01 with a different phase, the # (b) path 6 on the switching side requires a circuit to make this determination, which has the disadvantage that the circuit becomes a drawing line and becomes a price. (C) Object of the invention The object of the invention is to eliminate the above-mentioned drawbacks.

所定のマーク及びスペース時の周波数を有するMSKt
&を得るのに、入力ベースパント信号のマーク/スペー
ス時に所望の2倍の18波数を有する位相連続FSKI
&を、率なる2周波切替方法により得、しかる後に蚊F
SK波を2分周することにより、複雑な切替制御回路を
不要とする、簡単な回路で安価に実境出米るMISK変
調方式の提供にある。
MSKt with predetermined mark and space frequencies
A phase continuous FSKI with twice the desired 18 wavenumbers at mark/space of the input base punt signal to obtain &
& is obtained by the leading two-frequency switching method, and then the mosquito F
To provide a MISK modulation method which can be put to practical use at low cost with a simple circuit that does not require a complicated switching control circuit by dividing the frequency of an SK wave by two.

(d)  発明の構成 本発111は上記の目的七遅成するために入力ベースパ
ント信号のマーク時スペース時の周波数シフト量がとッ
トレートに等しい場合は(変調指数l)、入力ベースパ
ント信号の1ビツト長に入るマーク時のパルスのtl!
数が畳敷となるならスペース時のパルス波数も自動的に
!1数となり、最初の入力ベースパント信号の変換点に
シけるツーク時パルス佃号とスペース時パルス信号の位
相関係を連続とすわば以俵常に連続とする事が可能な点
Kfl目し。
(d) Structure of the Invention The present invention 111 has the above-mentioned purpose. tl of the pulse at the mark that falls within the length of 1 bit!
If the number is tatami mat, the pulse wave number at space time will also be automatically! 1, and the phase relationship between the Zug time pulse signal and the space time pulse signal at the conversion point of the first input base punt signal is continuous, and the point Kfl is where it is possible to always make it continuous.

マーり及びスペース時のパルス信号の周波数として所望
のM8に波を得為場合の2倍のものと、入力ベースパン
ト信号のビットレートに轡しいり■条 ッハルスをN−周波数−よ)求め、入力ベースパント信
号を該り曹ツクパルスにて同期させ、入力ベースパント
信号のマーり/スペースにf、L?単に上記のパルス信
号を切替え一旦所望の2倍の周波数の変調指数1の位相
連続FSK枝を得、これを単VC2分周することkより
M8に鼓を得ることを特徴とする・ (el  @明の実施例 以下本発明の実施f11Kつき図に従9て説明する・纂
!1JFi本発明の実施例のM8に変調方式のプ■ツク
図、謳4図は第3−の場合の各部の波形のタイムチャー
トで左側の#i3号tit第3−に付したーー記号の所
の波形を示す〇 図中9#17.2KHz発個器、10.14は分周比が
172の分周器、11は分周比が173の分局器、12
Fi切替回路、13.17Fiフリツプフロツプc以下
FFと略称する)、15けノット(ロ)路、16はアン
ド回路である◎ 第3図の例は入力ベースパント信号のマーり時の周波数
は1.8KHzでスペース時の周波aは1.2KHzで
、ピットレー)Fil、2Kbit/secでM’BK
枝を得る場合を示している・ 従うて1.8KM!及び1.2KHzの2+WIのm5
113.6KHzと2.4KHzを友びビットレート1
.2Kbtt/5ecK4しいmaaのクロックを得る
ため発振器9の周波数F17.2 K Hzとしである
o7.2KHz発振器90aK示す出力は172分周M
#10及び1’/3分周器11により夫々れ分周これc
、dK示す3.6KHz及び2.4 K Hzのパにス
@号とな9切替1111M12に入力する@又1/2分
周器10及び1l3分鵬器11よりの出力をアンド回路
16により論理積をと9eK示す如き入力ベースパント
信号のビットレートに等しい周波数の1.2KH!のク
ロックを得て、FF17のクロック端子に供給しておき
、入力ベースパント信号C% fK示す如くこのクリッ
クと同期をとつて切替回路12に入力し、入力ベースパ
ント信号がマークの場合又はスペースの場合に応じて夫
々れgK示す如<3.6KH翼及び2.4K)i翼のパ
ルス信号に切替え出力さす0尚この場合3.6KHz及
び2.4KHzのパルス信号及び1.2KHzのクーツ
クは同一周波数−の7.2KHz発振器9より得てお9
、又fll1m!11数が1であるので、マーク時の3
.6KHzの1F13個の整数で1h9又スペ一ス時の
2.4KHzの波は2個の整数であり、クロックの立上
り点で各パルスが立上るよう同期しており、3.6KH
zのパルス(1号と2.4 K Hzのパルス伽Vをマ
ーク/スペースに応じて単に切替えてもgに示す如き連
続した位相のFSK鍵が得られる0FF13は切替回路
12にてマーり/スペース切替WIK発生するひげ状の
雑音によ〕後段の172分周器14の誤動作を防ぐため
のものであり巻合によりては必要としない◎切替回路1
2より出力さtまたjlK示す如!信号をFF13に入
力し又このFF13のり61り端子にニア、2KHz発
振器9よりのパルス信号をノット(ロ)路15にて反転
したbK示す如きパル不を加えておくとFF13の出力
FihK示す如き入力個号より阜に位相が相対的KMれ
た信号となる0この信号を1/2分属器14にて分周す
ればiK示す如きマーク#1.8KHzでスペース時1
.2KHzのMSK波が得らねる0同第4図のタイムチ
ャートで#ie分周期及びFFFise  bK示すク
ロックの立上り点で動作するものとしたが立下9点で動
作するよう和してもよい0(f)  発明の効果 以上詳細に説明した如く本発明によれば、M8に質―回
路が、論理素子のみで構成されるきわめて藺卑なディジ
タル回路で構成することが出来るので低価格化になると
同時!/c集横化も容易になる効果がある・
The frequency of the pulse signal at the time of mar and space is twice the frequency of the desired M8 wave, and the bit rate of the input base punt signal is determined by N-frequency. The input base punt signal is synchronized with the matching pulse, and f, L? It is characterized by simply switching the above pulse signal to obtain a phase continuous FSK branch with a modulation index of 1 at twice the desired frequency, and dividing this by a single VC2 to obtain M8 from k (el @ The following is an explanation of the implementation of the present invention according to the figures attached to f11K.In summary! 1JFi The M8 of the embodiment of the present invention is a block diagram of the modulation method, and Figure 4 shows the various parts in the case of 3-. In the waveform time chart, the waveform shown on the left side is #i3, the symbol attached to #3.〇 In the figure, #9 is a 17.2KHz oscillator, and 10.14 is a frequency divider with a frequency division ratio of 172. , 11 is a divider with a frequency division ratio of 173, 12
Fi switching circuit, 13.17 Fi flip-flop (hereinafter abbreviated as FF), 15 knot (lo) circuit, 16 is an AND circuit ◎ In the example of Fig. 3, the frequency of the input bass punt signal when it mars is 1. Frequency a in space at 8KHz is 1.2KHz, Pitley) Fil, M'BK at 2Kbit/sec
This shows the case where you get a branch. 1.8KM! and 1.2KHz 2+WI m5
113.6KHz and 2.4KHz bit rate 1
.. In order to obtain a clock of 2Kbtt/5ecK4 maa, the frequency of the oscillator 9 is set to F17.2 KHz, and the output of the oscillator 90aK shown is divided by 172.
The frequency is divided by #10 and 1'/3 frequency divider 11, respectively.
, dK indicating 3.6 KHz and 2.4 K Hz are input to the 9 switching 1111M12, and the outputs from the 1/2 frequency divider 10 and 113 divider 11 are logically processed by the AND circuit 16. 1.2KH of frequency equal to the bit rate of the input bass punt signal such that the product is 9eK! The clock is obtained and supplied to the clock terminal of the FF 17, and inputted to the switching circuit 12 in synchronization with this click as shown in the input bass punt signal C% fK. In this case, the pulse signals of 3.6KHz and 2.4KHz and the pulse signals of 1.2KHz are the same. Obtained from a 7.2KHz oscillator 9 with a frequency of -9
, full1m again! Since the number 11 is 1, 3 at the mark
.. 1F13 integers of 6KHz, 2.4KHz wave at 1H9 or space is 2 integers, synchronized so that each pulse rises at the rising point of the clock, 3.6KH
0FF13 is marked/ This is to prevent malfunction of the 172 frequency divider 14 in the latter stage due to whisker-like noise generated by the space switching WIK, and is not necessary depending on the winding.◎Switching circuit 1
The output from 2 also shows jlK! When a signal is input to the FF 13 and a pulse signal as shown by bK, which is the inverted pulse signal from the 2KHz oscillator 9 in the not (ro) path 15, is added to the FF 13's 61 terminal, the output of the FF 13 is as shown in FihK. When this signal is divided by the 1/2 divider 14, the mark #1.8KHz as shown by iK becomes 1 at the space time.
.. 2KHz MSK wave cannot be obtained.0 In the time chart in Figure 4, it is assumed that the clock operates at the rising point of the clock indicated by #ie minute period and FFFise bK, but it may be summed to operate at the falling 9 points.0 (f) Effects of the Invention As explained in detail above, according to the present invention, the quality circuit in the M8 can be constructed with a very simple digital circuit consisting only of logic elements, resulting in lower costs. simultaneous! /c It has the effect of making it easier to horizontalize collection.

【図面の簡単な説明】 第1図は従来例の電圧制W跪振器を用い九M8に変調方
式のブロック−1第21g1Fi従来例の2周波切替方
式のM8に変調方式のブ四ツタ図、謳3園は本発明の実
施例のM8に変調方式のブ■ツタ図、I!4−は第3図
の各部の波形のタイムチャートで5#′iり霞ツタ発生
器、7.12は切替回路、8゜13.17はFF、9は
7.2KHxQ振器、10゜14は分周比が1/2の分
周器、11は分局比が173の分周器、15はノット回
路、16はアンド回路である・ 夷1図 第2図 入カベ 晃3図
[Brief explanation of the drawings] Fig. 1 is a block diagram of the modulation method for M8 using the conventional voltage-controlled W knee shaker and the modulation method for 9 M8. , I! 4- is a time chart of the waveforms of each part in Figure 3. 5#'i haze ivy generator, 7.12 is a switching circuit, 8°13.17 is FF, 9 is a 7.2KHxQ vibrator, 10°14 is a frequency divider with a frequency division ratio of 1/2, 11 is a frequency divider with a division ratio of 173, 15 is a NOT circuit, and 16 is an AND circuit.

Claims (1)

【特許請求の範囲】 位相連続周波数シフトキーインクでマーク時の周t11
111がffl )l z 、スペース時のmsaがn
 Hz a変−指数が0.5の変調方式において、岡−
局波数発tfI#の周波数を分周することKより2 m
Hs e 2 ” Hzの周波数@号を得、これ等の@
号を、やは9上紀同−胸波数跪振−よp得たベースバン
ド信号のビットレートに尋しいクロックパルスに同期さ
した人カベースパントm号のマーク及びスペース状―に
対応1て切替え、マーり時の周波数が2mHzスペース
時の周波数が21111gからなる位相連続そ 周波数シフトキーイング波を得、基ののち該周波数シフ
トキーインク波を2分周することを特徴とするMS K
 (gi nimum、Sh i f t、 Key 
tflg)変調方式◎
[Claims] Circumference t11 when marked with phase continuous frequency shift key ink
111 is ffl)l z, msa when space is n
In a modulation method with a Hz a-variance index of 0.5, Oka-
Divide the frequency of the station wave number tfI# by 2 m from K
Obtain the frequency @ of Hs e 2 ” Hz, and these @
The number was switched to correspond to the mark and space shape of the human base panto number M, which was synchronized to the clock pulse, which was strange to the bit rate of the baseband signal obtained. A MS K characterized by obtaining a phase continuous frequency shift keying wave having a frequency of 2 mHz during marking and a frequency of 21111g during space, and then dividing the frequency of the frequency shift key ink wave by two.
(gi nimum, shift, key
tflg) Modulation method◎
JP383382A 1982-01-13 1982-01-13 Msk modulating system Pending JPS58120353A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP383382A JPS58120353A (en) 1982-01-13 1982-01-13 Msk modulating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP383382A JPS58120353A (en) 1982-01-13 1982-01-13 Msk modulating system

Publications (1)

Publication Number Publication Date
JPS58120353A true JPS58120353A (en) 1983-07-18

Family

ID=11568190

Family Applications (1)

Application Number Title Priority Date Filing Date
JP383382A Pending JPS58120353A (en) 1982-01-13 1982-01-13 Msk modulating system

Country Status (1)

Country Link
JP (1) JPS58120353A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123768U (en) * 1984-01-31 1985-08-21 三菱電機株式会社 Tape recording modulation circuit
JPS61234152A (en) * 1985-04-09 1986-10-18 Toshiba Corp Frequency shift keying modulator

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54138245A (en) * 1978-04-17 1979-10-26 Mitsubishi Motors Corp Air conditioning display device for vehicle
JPS567553A (en) * 1979-06-29 1981-01-26 Nippon Telegr & Teleph Corp <Ntt> Digital type fm modulator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54138245A (en) * 1978-04-17 1979-10-26 Mitsubishi Motors Corp Air conditioning display device for vehicle
JPS567553A (en) * 1979-06-29 1981-01-26 Nippon Telegr & Teleph Corp <Ntt> Digital type fm modulator

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123768U (en) * 1984-01-31 1985-08-21 三菱電機株式会社 Tape recording modulation circuit
JPS61234152A (en) * 1985-04-09 1986-10-18 Toshiba Corp Frequency shift keying modulator

Similar Documents

Publication Publication Date Title
US4068198A (en) Phase-locked loop frequency shift key modulator
KR870006719A (en) Sampling frequency changer
US4132871A (en) Digitally synthesized multi-frequency signal generator
JPS6159017B2 (en)
US4194151A (en) Multifrequency generator
JPS58120353A (en) Msk modulating system
US5892692A (en) Method for generating a lookup table for a digital oscillator
US4539533A (en) Digital MSK modulator
US5936438A (en) Digital oscillator using lookup table with multiple cycles
US3267199A (en) Systems for introducing vibrato
US4317209A (en) FSK Tone generator circuit
JPS5816281Y2 (en) Receiver channel display device
JPH0318772B2 (en)
JPS60186116A (en) Pll circuit
RU2022459C1 (en) Digital shaper of variable-frequency sine-wave oscillations
JPH0741229Y2 (en) AMI clock creation circuit
JPS5769927A (en) Pll synthesizer receiver
RU1815803C (en) Digital generator of signals manipulated by minimal shift
JPH0311960Y2 (en)
JPS5843311Y2 (en) phase matched signal oscillator
JPS5813638Y2 (en) PLL frequency synthesizer receiver that facilitates shortwave band reception
JP2003198647A (en) Modulation signal generator
SU1448410A1 (en) Digital frequency synthesizer
US3560853A (en) Signal generators having extended displayable signal frequency ranges
JP3026382B2 (en) DTMF signal generation circuit