JPS58108474A - Panel tester - Google Patents

Panel tester

Info

Publication number
JPS58108474A
JPS58108474A JP56208524A JP20852481A JPS58108474A JP S58108474 A JPS58108474 A JP S58108474A JP 56208524 A JP56208524 A JP 56208524A JP 20852481 A JP20852481 A JP 20852481A JP S58108474 A JPS58108474 A JP S58108474A
Authority
JP
Japan
Prior art keywords
panel
under test
output port
input
tester
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56208524A
Other languages
Japanese (ja)
Inventor
Akio Saito
昭雄 斉藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56208524A priority Critical patent/JPS58108474A/en
Publication of JPS58108474A publication Critical patent/JPS58108474A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test input/output devices or peripheral units

Abstract

PURPOSE:To dissolve complication in the control of a general purpose input/ output port for a test by enabling a panel to be tested under the same condition as it is in the actual operation by carrying the same CPU on a panel tester as drives the panel to be tested so that it gets a direct bus interface with the panel. CONSTITUTION:A CPU7 of a tester the same as provided on a panel 4 to be tested gets a direct bus interface with the panel 4 while other input/output are allowed to have an interface with a general purpose input/output port 3. As there is no general purpose input/output port between the tester and the panel, any operation can be directed as done in the actual operation while making the interface timing identical as well. This enables the panel 4 being tested to be driven under the same interface condition. The panel 4 acts as specified and outputs a specified value to a general input/output terminal 6. The CPU of the tester reads this value through the general purpose input/output port 3, checks it upon with an expected value and then, indicates the judgement on the propriety of the results.

Description

【発明の詳細な説明】 本発明は0勺とパスインタフェース’14つパネルの試
験機、さらに詳しく云えば自動車電話の基地局制御等に
用いられるパネルの試験機に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a 14-panel tester having 0 and 14 path interfaces, and more specifically to a panel tester used for controlling base stations of mobile phones.

III図は従来のパネル試験機の構成を示すブ筒ツク図
である。従来のパネル試験機ではwJ1図に示すように
被試験パネルとのインタフェースはすべて汎用入出力ポ
ートで行なっていた、例えば、被試験パネルにアドレス
の指定を行なう場合、試験器lと被試験パネル4は汎用
入出力ポート3でインタフェースをとり、アドレス情報
は汎用入出力ポートに1本づつ設定することKより行な
っていた。データの入出力についても同様である。
Figure III is a block diagram showing the configuration of a conventional panel testing machine. In conventional panel testers, all interfaces with the panel under test were performed using general-purpose input/output ports, as shown in figure wJ1. For example, when specifying an address for the panel under test, the tester 1 and the panel under test 4 The general-purpose input/output port 3 is used as an interface, and the address information is set to each general-purpose input/output port one by one. The same applies to data input/output.

仁のように1本づつアドレス・データバスのインタフェ
ースをとり被試験パネルに所定の動作を行なわせ、出力
をデータバスまたは汎用入出力ポートまたはデータ送受
信機等で取り込み、期待値とその結果を比較し、良否を
判定していた。しかし、従来の試験機では被試験パネル
のパスは試験機の汎用入出力ポートの一部とインタフェ
ースを取る丸め試験の際の汎用入出力ボ−トの制御が複
雑になり、また被試験パネルとのインタフェースではタ
イミングボ′稼動中のものとは異なる欠点があった。
Like Jin, interface the address and data bus one by one, make the panel under test perform the specified operation, capture the output with the data bus, general-purpose input/output port, data transceiver, etc., and compare the expected value and the result. and judged whether it was good or bad. However, in conventional test machines, the path of the panel under test interfaces with some of the general-purpose input/output ports of the test machine, making control of the general-purpose input/output port complicated during rounding tests, and The timing board's interface had different drawbacks than the one in operation.

本発明の目的は前述の欠点を解決できるパネル試験機を
提供することKある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a panel testing machine that can overcome the above-mentioned drawbacks.

前記目的を達成する丸めに本発明によるパネル試験機は
被試験パネルを駆動するCPUと同一であって、被試験
パネルに対して所定の動作をするよう指令を与え、被試
験パネルからのデータを期待値と照合し、その結果の良
否を判定するCPUと、汎用の入出力ポートと、クロッ
ク発振器と、データ送受信機とを含み、被試験パネルの
試験を行なうとき、自体のCPUのパスと被試験パネル
のパスとのインク7エースが直接とれ、かつ、汎用入出
力ポート、り■ツク発振器およびデータ送受信機1被試
験パネルの他の入出力に対してそれぞれインタフェース
がとれるように構成され、前記判定結果を表示する表示
器を有している。
To achieve the above object, the panel testing machine according to the present invention has the same CPU as the one that drives the panel under test, gives commands to the panel under test to perform predetermined operations, and receives data from the panel under test. It includes a CPU that compares the results with expected values and determines whether the results are good or bad, a general-purpose input/output port, a clock oscillator, and a data transmitter/receiver. The ink 7 ace can be directly connected to the test panel's path, and the interface can be established to the general input/output port, the data transmitter/receiver 1, and other inputs and outputs of the panel under test, respectively, and the above-mentioned It has a display that displays the determination results.

前記構成によれば従来に比較し、試験の際の制御が簡単
になり、被試験パネルの実際の稼動と同じタイミングで
試験でき、本発明の目的は完全に達成される。
According to the above-mentioned configuration, the control during the test is simpler than the conventional one, and the test can be performed at the same timing as the actual operation of the panel to be tested, so that the object of the present invention is completely achieved.

以下、図面を参照しながら本発明をさらに詳細に説明す
る。第2図は本発明によるパネル試験機の一実施例を示
すブロック図である。被試験パネル40CPUと同一の
試験機CPU 7は被試験パネル4と直接パスインタフ
ェースをとり、他の入出力は汎用入出力ポート3とイン
タフェースをとれるように構成されている。パネルの試
験を行なうに当って被試験パネル4に特定の動作指令を
与えなければならないが、本試験機で社試験機CPU 
7よりパスインタフェースを介して直接被試験パネルに
与える。この動作指示の与え方は、あいだに汎用入出力
ポートがない丸め、実稼動での動作指示とまったく同一
にできる。またインタフェースタイミングもまったく同
一になり実際とまったく同一のインタフェース条件で被
試験パネル4を駆動できる。
Hereinafter, the present invention will be explained in more detail with reference to the drawings. FIG. 2 is a block diagram showing an embodiment of the panel testing machine according to the present invention. The testing machine CPU 7, which is the same as the CPU of the panel to be tested 40, has a direct path interface with the panel to be tested 4, and other input/outputs are configured to interface with the general-purpose input/output port 3. When testing a panel, it is necessary to give specific operation commands to the panel under test 4, but in this tester, the company's tester CPU
7 directly to the panel under test via the path interface. This way of giving operation instructions can be exactly the same as the operation instructions in rounding and actual operation, where there is no general-purpose input/output port between them. In addition, the interface timing is also exactly the same, and the panel under test 4 can be driven under exactly the same interface conditions as in reality.

被試験パネル4は定められた動作を行ない一般一入出力
趨子6に特定の値を出力する。試験機CPU2はこの値
を汎用入出力ポート3を介して読みとり期待値と照合し
、結果の良否判定を行ない表示する。
The panel under test 4 performs a prescribed operation and outputs a specific value to the general input/output line 6. The tester CPU 2 reads this value via the general-purpose input/output port 3, compares it with the expected value, and determines whether the result is acceptable or not and displays it.

なお、8紘デ一タ送受信機を示すものである。Note that this figure shows an 8-channel data transmitter/receiver.

以上、詳しく説明したように本発明によるパネル試験機
は被試験パネルを駆動するものと同一のa町を搭載し、
パスインタフェースは直接インタフェースをとれるよう
に構成することにより、被試験パネルを実稼動中のもの
とまったく同一の条件で試験を行なうことができ、試験
の際の汎用入出力ポートの制御が複雑になるような従来
の問題も解決することができる。
As explained above in detail, the panel testing machine according to the present invention is equipped with the same a-choice as that which drives the panel under test,
By configuring the path interface so that it can be directly interfaced, it is possible to test the panel under test under exactly the same conditions as in actual operation, which eliminates the complexity of controlling general-purpose input/output ports during testing. Conventional problems such as these can also be solved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1融紘従来のパネル試験機の構成図、第2囚は本発明
によるパネル試験機の一実施例を示すブロック図である
。 1・・・パネル試験機  2・−cpu3・・・汎用入
出力ポート 4・・・被試験パネル5・・・パスインタ
フェース 6・・・一般入出力趨子7・・・CPU  
     8・・・データ送受信機I¥jlliF出願
人 日本電気株式会社代行人 弁理士 井ノロ    
The first figure is a block diagram of a conventional panel testing machine, and the second figure is a block diagram showing an embodiment of a panel testing machine according to the present invention. 1... Panel tester 2... CPU3... General purpose input/output port 4... Panel under test 5... Path interface 6... General input/output chain 7... CPU
8...Data Transmitter/Receiver I\jlliF Applicant: NEC Corporation Agent Patent Attorney: Inoro

Claims (1)

【特許請求の範囲】[Claims] 被試験パネルを駆動するCPUと同一てあって、被試験
パネルに対して所定の動作をするよう指令を与え、被試
験パネルからのデータを期待値と照合し、その結果の良
否を判定するCPUと、汎用の入出力ポートと、クロッ
ク発振器と、データ送受信機とを含み、被試験パネルの
試験を行なうとき、自体のCPUのパスと被試験パネル
のパスとのインタフェースが直接とれ、かつ、汎用入出
力ポート、クロック発振器およびデータ送受信機も被試
験パネルの他の入出力に対してそれぞれインタフェース
がとれるように構成され、前記判定結果を表示する表示
器を有することを特徴とするパネル試験機。
A CPU that is the same as the CPU that drives the panel under test, gives commands to the panel under test to perform predetermined operations, compares data from the panel under test with expected values, and determines the quality of the results. It includes a general-purpose input/output port, a clock oscillator, and a data transmitter/receiver, and when testing the panel under test, the path of its own CPU can be directly interfaced with the path of the panel under test, and the general-purpose A panel tester characterized in that the input/output ports, the clock oscillator, and the data transmitter/receiver are also configured to interface with other inputs/outputs of the panel under test, and further includes a display for displaying the determination results.
JP56208524A 1981-12-22 1981-12-22 Panel tester Pending JPS58108474A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56208524A JPS58108474A (en) 1981-12-22 1981-12-22 Panel tester

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56208524A JPS58108474A (en) 1981-12-22 1981-12-22 Panel tester

Publications (1)

Publication Number Publication Date
JPS58108474A true JPS58108474A (en) 1983-06-28

Family

ID=16557603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56208524A Pending JPS58108474A (en) 1981-12-22 1981-12-22 Panel tester

Country Status (1)

Country Link
JP (1) JPS58108474A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07251681A (en) * 1993-11-05 1995-10-03 Yakima Prod Inc Device for fixing supporting bar on car roof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07251681A (en) * 1993-11-05 1995-10-03 Yakima Prod Inc Device for fixing supporting bar on car roof

Similar Documents

Publication Publication Date Title
JPS58108474A (en) Panel tester
CN108776723B (en) Test system self-checking adapter connection line generation method, device, equipment and storage medium
JPS61155874A (en) Method and device for detecting fault of large-scale integrated circuit
JPH1183923A (en) Electronic apparatus inspecting equipment
KR0131156B1 (en) Controller tester and control method
JPS63254567A (en) Display device for designing and inspecting logic circuit
JPH06214695A (en) Keyboard interface test device
JPS61150029A (en) Inspection device of crt pattern program
JPH0772215A (en) Test-station control circuit of integrated-circuit testing device
JPH07325125A (en) Method and equipment for testing semiconductor
JPS58216961A (en) Logic analyser
JP3267253B2 (en) Character display control device
JPH05211000A (en) Memory test device
JP3098865B2 (en) Test pattern creation device
JPS61138184A (en) Hardware confirmation method of tester by test program
JPH0326459Y2 (en)
KR20200063575A (en) Method and system for automating and evaluating interworking specifications between infotainment system and electrical equipment
JPH05324052A (en) Interface check method for control system
JPH10133717A (en) Simulator for sequencer
JPH05334112A (en) Method for testing bit map display operation
KR20040085299A (en) Detector for LCD module
KR19990015104A (en) MICOM Development Monitoring Tool Apparatus and Method
JPH01198148A (en) Emulator for testing bidirectional communication
JPS60165159A (en) Common line data transmission link test system
JPH0235384A (en) Logic simulation of logic circuit