JPS58107978A - ロ−ドシエアデユプレツクスシステムの運用方式 - Google Patents

ロ−ドシエアデユプレツクスシステムの運用方式

Info

Publication number
JPS58107978A
JPS58107978A JP56206721A JP20672181A JPS58107978A JP S58107978 A JPS58107978 A JP S58107978A JP 56206721 A JP56206721 A JP 56206721A JP 20672181 A JP20672181 A JP 20672181A JP S58107978 A JPS58107978 A JP S58107978A
Authority
JP
Japan
Prior art keywords
period
task group
task
fixed
timer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56206721A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6155705B2 (cg-RX-API-DMAC7.html
Inventor
Yasunori Tsuchiya
泰則 土屋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP56206721A priority Critical patent/JPS58107978A/ja
Publication of JPS58107978A publication Critical patent/JPS58107978A/ja
Publication of JPS6155705B2 publication Critical patent/JPS6155705B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP56206721A 1981-12-21 1981-12-21 ロ−ドシエアデユプレツクスシステムの運用方式 Granted JPS58107978A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56206721A JPS58107978A (ja) 1981-12-21 1981-12-21 ロ−ドシエアデユプレツクスシステムの運用方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56206721A JPS58107978A (ja) 1981-12-21 1981-12-21 ロ−ドシエアデユプレツクスシステムの運用方式

Publications (2)

Publication Number Publication Date
JPS58107978A true JPS58107978A (ja) 1983-06-27
JPS6155705B2 JPS6155705B2 (cg-RX-API-DMAC7.html) 1986-11-28

Family

ID=16528001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56206721A Granted JPS58107978A (ja) 1981-12-21 1981-12-21 ロ−ドシエアデユプレツクスシステムの運用方式

Country Status (1)

Country Link
JP (1) JPS58107978A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5985121B1 (ja) * 2015-07-30 2016-09-06 三菱電機株式会社 プログラム実行装置及びプログラム実行システム及びプログラム実行方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5985121B1 (ja) * 2015-07-30 2016-09-06 三菱電機株式会社 プログラム実行装置及びプログラム実行システム及びプログラム実行方法
WO2017017829A1 (ja) * 2015-07-30 2017-02-02 三菱電機株式会社 プログラム実行装置及びプログラム実行システム及びプログラム実行方法
US20180150366A1 (en) * 2015-07-30 2018-05-31 Mitsubishi Electric Corporation Program execution device, program execution system, and program execution method
US10579489B2 (en) 2015-07-30 2020-03-03 Mitsubishi Electric Corporation Program execution device, program execution system, and program execution method

Also Published As

Publication number Publication date
JPS6155705B2 (cg-RX-API-DMAC7.html) 1986-11-28

Similar Documents

Publication Publication Date Title
JP2753706B2 (ja) 計算機におけるｉｐｌ方法
EP0333123B1 (de) Modular strukturiertes ISDN-Kommunikationssystem
DE3716229C2 (de) Mikroprozessorchip mit einem Stapelrahmen-Cache
DE3486451T2 (de) Mehrprozessorsteuerung für Vektorrechner
DE69735575T2 (de) Verfahren und Vorrichtung zur Unterbrechungsverteilung in einem skalierbaren symmetrischen Mehrprozessorsystem ohne die Busbreite oder das Busprotokoll zu verändern
DE2718051B2 (de) Datenverarbeitungsanlage mit Einrichtungen zur wechselnden Bearbeitung mehrerer Aufgaben
DE2722099A1 (de) Abfangeinrichtung fuer ein dv-system
DE2243956A1 (de) Speicherprogrammierte datenverarbeitungsanlage
DE2251876B2 (de) Elektronische datenverarbeitungsanlage
EP0851348A1 (de) Verfahren und Vorrichtung zum Implementieren eines echtzeitfähigen Steuerprogramms in einem nicht-echtzeitfähigen Betriebsprogramm
JPS5833586B2 (ja) 情報処理システム
Setia et al. Processor scheduling on multiprogrammed, distributed memory parallel computers
JPH06105440B2 (ja) 主メモリ管理方法
US5146540A (en) Processor allocation method and apparatus for multiprocessor execution of a constraint satisfaction search
JPS58107978A (ja) ロ−ドシエアデユプレツクスシステムの運用方式
WO1986003606A1 (en) Arrangement for apportioning priority among co-operating computers
DE3486305T2 (de) Datenverarbeitungssystem mit logischem Prozessormittel.
DE102023121018A1 (de) Sichern von registern über sicherheitszonen hinweg
JPS635780B2 (cg-RX-API-DMAC7.html)
JPH03122727A (ja) 仮想計算機システムのタイマ制御方式
JPS638833A (ja) 資源割当て制御方式
JPS61180310A (ja) 数値制御装置へのシステムコントロ−ルプログラムのロ−デイング方式
JPH0275055A (ja) 多重計算機システムの主系，従系切換方法
JPH04329462A (ja) マルチプロセッサシステムの動的縮退運用方式
JPS59149503A (ja) 計算制御装置