JPS58107953A - デジタル比較回路 - Google Patents

デジタル比較回路

Info

Publication number
JPS58107953A
JPS58107953A JP20667881A JP20667881A JPS58107953A JP S58107953 A JPS58107953 A JP S58107953A JP 20667881 A JP20667881 A JP 20667881A JP 20667881 A JP20667881 A JP 20667881A JP S58107953 A JPS58107953 A JP S58107953A
Authority
JP
Japan
Prior art keywords
sets
flip
output
flops
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20667881A
Other languages
English (en)
Japanese (ja)
Other versions
JPH034933B2 (enrdf_load_stackoverflow
Inventor
Katsumi Nagano
克己 長野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP20667881A priority Critical patent/JPS58107953A/ja
Publication of JPS58107953A publication Critical patent/JPS58107953A/ja
Publication of JPH034933B2 publication Critical patent/JPH034933B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02Comparing digital values

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
JP20667881A 1981-12-21 1981-12-21 デジタル比較回路 Granted JPS58107953A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20667881A JPS58107953A (ja) 1981-12-21 1981-12-21 デジタル比較回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20667881A JPS58107953A (ja) 1981-12-21 1981-12-21 デジタル比較回路

Publications (2)

Publication Number Publication Date
JPS58107953A true JPS58107953A (ja) 1983-06-27
JPH034933B2 JPH034933B2 (enrdf_load_stackoverflow) 1991-01-24

Family

ID=16527295

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20667881A Granted JPS58107953A (ja) 1981-12-21 1981-12-21 デジタル比較回路

Country Status (1)

Country Link
JP (1) JPS58107953A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61193515A (ja) * 1985-02-21 1986-08-28 Nec Corp 一致検出回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4898738A (enrdf_load_stackoverflow) * 1972-03-28 1973-12-14

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4898738A (enrdf_load_stackoverflow) * 1972-03-28 1973-12-14

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61193515A (ja) * 1985-02-21 1986-08-28 Nec Corp 一致検出回路

Also Published As

Publication number Publication date
JPH034933B2 (enrdf_load_stackoverflow) 1991-01-24

Similar Documents

Publication Publication Date Title
US4791406A (en) Monolithic integrated digital-to-analog converter
US3838414A (en) Digital wave synthesizer
US4323982A (en) Logic circuit arrangement in the integrated MOS-circuitry technique
JPH0377430A (ja) D/aコンバータ
JPS58107953A (ja) デジタル比較回路
US4580131A (en) Binarily weighted D to a converter ladder with inherently reduced ladder switching noise
US3653033A (en) Non-linear decoder with linear and non-linear ladder attenuators
GB2026744A (en) Digital updown counter
JPH0247135B2 (enrdf_load_stackoverflow)
US5034630A (en) Logic circuit for use in D/A converter having ECL-type gate structure
US3634856A (en) Analog to digital encoder
GB1108861A (en) Improvements in or relating to electronic circuits
SU1762409A2 (ru) Параллельный аналого-цифровой преобразователь
JPH0578214B2 (enrdf_load_stackoverflow)
SU830390A1 (ru) Устройство дл обнаружени ошибокВ пАРАллЕльНОМ -РАзР дНОМ КОдЕС пОСТО ННыМ BECOM
US3426347A (en) Parallel gray to binary converter with ambiguity check between two encoders
JPS6196811A (ja) 信号変換回路
US3268741A (en) Divider circuit using j-k microelectronic circuit flip flops
US3532897A (en) Threshold gate circuits
SU1711326A1 (ru) Элемент равнозначности
US3018388A (en) Binary counter with isolation means between flip-flop stages
JPS59168723A (ja) 入力回路
JPS6128423Y2 (enrdf_load_stackoverflow)
JPH05244648A (ja) 3段構成スイッチの信号路設定方式
JPS63261420A (ja) デイジタル・コンパレ−タ