JPS58105345A - 中央処理装置のバスソ−シングおよびシフタ制御 - Google Patents
中央処理装置のバスソ−シングおよびシフタ制御Info
- Publication number
- JPS58105345A JPS58105345A JP57209480A JP20948082A JPS58105345A JP S58105345 A JPS58105345 A JP S58105345A JP 57209480 A JP57209480 A JP 57209480A JP 20948082 A JP20948082 A JP 20948082A JP S58105345 A JPS58105345 A JP S58105345A
- Authority
- JP
- Japan
- Prior art keywords
- signals
- shift
- signal
- path
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
- G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US326260 | 1981-12-01 | ||
| US06/326,260 US4451883A (en) | 1981-12-01 | 1981-12-01 | Bus sourcing and shifter control of a central processing unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58105345A true JPS58105345A (ja) | 1983-06-23 |
| JPH0219492B2 JPH0219492B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-05-02 |
Family
ID=23271478
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57209480A Granted JPS58105345A (ja) | 1981-12-01 | 1982-12-01 | 中央処理装置のバスソ−シングおよびシフタ制御 |
Country Status (7)
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4577282A (en) | 1982-02-22 | 1986-03-18 | Texas Instruments Incorporated | Microcomputer system for digital signal processing |
| US4586131A (en) * | 1982-02-22 | 1986-04-29 | Texas Instruments Incorporated | Microcomputer having data move circuits for within-memory shift of data words |
| US4942547A (en) * | 1985-04-11 | 1990-07-17 | Honeywell Bull, Inc. | Multiprocessors on a single semiconductor chip |
| JPH0751366B2 (ja) * | 1985-06-27 | 1995-06-05 | キヤノン株式会社 | 出力制御方法 |
| US4982321A (en) * | 1987-10-23 | 1991-01-01 | Honeywell Inc. | Dual bus system |
| US5129090A (en) * | 1988-05-26 | 1992-07-07 | Ibm Corporation | System bus preempt for 80386 when running in an 80386/82385 microcomputer system with arbitration |
| ZA9510127B (en) * | 1994-12-01 | 1996-06-06 | Intel Corp | Novel processor having shift operations |
| US6738793B2 (en) * | 1994-12-01 | 2004-05-18 | Intel Corporation | Processor capable of executing packed shift operations |
| US6308189B1 (en) | 1998-06-03 | 2001-10-23 | International Business Machines Corporation | Apparatus for partial logical shifts and method therefor |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS491146A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-04-17 | 1974-01-08 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB799705A (en) * | 1953-11-20 | 1958-08-13 | Nat Res Dev | Improvements in or relating to electronic digital computing machines |
| US3643221A (en) * | 1970-04-16 | 1972-02-15 | Ibm | Channel buffer for data processing system |
| US4205372A (en) * | 1974-09-25 | 1980-05-27 | Data General Corporation | Central processing unit employing microprogrammable control for use in a data processing system |
| US4149263A (en) * | 1977-06-20 | 1979-04-10 | Motorola, Inc. | Programmable multi-bit shifter |
| US4206503A (en) * | 1978-01-10 | 1980-06-03 | Honeywell Information Systems Inc. | Multiple length address formation in a microprogrammed data processing system |
| US4189768A (en) * | 1978-03-16 | 1980-02-19 | International Business Machines Corporation | Operand fetch control improvement |
| US4219874A (en) * | 1978-03-17 | 1980-08-26 | Gusev Valery | Data processing device for variable length multibyte data fields |
| US4258419A (en) * | 1978-12-29 | 1981-03-24 | Bell Telephone Laboratories, Incorporated | Data processing apparatus providing variable operand width operation |
| US4268909A (en) * | 1979-01-02 | 1981-05-19 | Honeywell Information Systems Inc. | Numeric data fetch - alignment of data including scale factor difference |
-
1981
- 1981-12-01 US US06/326,260 patent/US4451883A/en not_active Expired - Fee Related
-
1982
- 1982-11-23 CA CA000416131A patent/CA1182579A/en not_active Expired
- 1982-11-24 AU AU90837/82A patent/AU546038B2/en not_active Ceased
- 1982-12-01 JP JP57209480A patent/JPS58105345A/ja active Granted
- 1982-12-01 KR KR8205435A patent/KR880000341B1/ko not_active Expired
- 1982-12-01 DE DE8282306382T patent/DE3275770D1/de not_active Expired
- 1982-12-01 EP EP82306382A patent/EP0081336B1/en not_active Expired
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS491146A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-04-17 | 1974-01-08 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0081336B1 (en) | 1987-03-18 |
| DE3275770D1 (en) | 1987-04-23 |
| US4451883A (en) | 1984-05-29 |
| AU546038B2 (en) | 1985-08-08 |
| EP0081336A2 (en) | 1983-06-15 |
| KR880000341B1 (ko) | 1988-03-20 |
| KR840003082A (ko) | 1984-08-13 |
| EP0081336A3 (en) | 1983-09-07 |
| JPH0219492B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-05-02 |
| AU9083782A (en) | 1983-06-09 |
| CA1182579A (en) | 1985-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4524416A (en) | Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system | |
| US4305124A (en) | Pipelined computer | |
| US4229801A (en) | Floating point processor having concurrent exponent/mantissa operation | |
| CA1157569A (en) | Address pairing apparatus for a control store of a data processing system | |
| US5150468A (en) | State controlled instruction logic management apparatus included in a pipelined processing unit | |
| US4980819A (en) | Mechanism for automatically updating multiple unit register file memories in successive cycles for a pipelined processing system | |
| JPH0816391A (ja) | コンピュータシステム、命令ビット長圧縮方法、命令発生方法、及びコンピュータシステム動作方法 | |
| JPH05503381A (ja) | 算術パイプラインをオペレーティングする方法及びデータプロセッシング装置 | |
| JPS6217252B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| CA1181865A (en) | Microprogrammed control of extended integer instructions through use of a data type field in a central processor unit | |
| JPS58501560A (ja) | マイクロプロセツサ | |
| EP0106664B1 (en) | Central execution pipeline unit | |
| US5119324A (en) | Apparatus and method for performing arithmetic functions in a computer system | |
| WO1999052030A1 (en) | Multi-bit scoreboarding to handle write-after-write hazards and eliminate bypass comparators | |
| US4360869A (en) | Control store organization for a data processing system | |
| JPS58105345A (ja) | 中央処理装置のバスソ−シングおよびシフタ制御 | |
| US6665794B2 (en) | Data reordering mechanism for data transfer in computer systems | |
| JPH01177127A (ja) | 情報処理装置 | |
| KR940000027B1 (ko) | 생산라인의 고성능 명령어 실행방법 및 장치 | |
| US20050071565A1 (en) | Method and system for reducing power consumption in a cache memory | |
| US5276853A (en) | Cache system | |
| US4348723A (en) | Control store test selection logic for a data processing system | |
| JP2988965B2 (ja) | パイプライン情報処理回路 | |
| EP0015276B1 (en) | A digital pipelined computer | |
| JPH0816392A (ja) | コンピュータシステム、コンピュータシステム動作方法、及びコンピュータ命令シーケンス実行方法 |