JPS58102382A - 参照ビツト制御方式 - Google Patents

参照ビツト制御方式

Info

Publication number
JPS58102382A
JPS58102382A JP56201221A JP20122181A JPS58102382A JP S58102382 A JPS58102382 A JP S58102382A JP 56201221 A JP56201221 A JP 56201221A JP 20122181 A JP20122181 A JP 20122181A JP S58102382 A JPS58102382 A JP S58102382A
Authority
JP
Japan
Prior art keywords
page
array
address
registered
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56201221A
Other languages
English (en)
Japanese (ja)
Other versions
JPS612980B2 (enExample
Inventor
Kazuo Tajiri
田尻　和夫
Shizuo Shiokawa
塩川　鎮雄
Kiyoshi Oguri
小栗　清
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56201221A priority Critical patent/JPS58102382A/ja
Publication of JPS58102382A publication Critical patent/JPS58102382A/ja
Publication of JPS612980B2 publication Critical patent/JPS612980B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56201221A 1981-12-14 1981-12-14 参照ビツト制御方式 Granted JPS58102382A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56201221A JPS58102382A (ja) 1981-12-14 1981-12-14 参照ビツト制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56201221A JPS58102382A (ja) 1981-12-14 1981-12-14 参照ビツト制御方式

Publications (2)

Publication Number Publication Date
JPS58102382A true JPS58102382A (ja) 1983-06-17
JPS612980B2 JPS612980B2 (enExample) 1986-01-29

Family

ID=16437343

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56201221A Granted JPS58102382A (ja) 1981-12-14 1981-12-14 参照ビツト制御方式

Country Status (1)

Country Link
JP (1) JPS58102382A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8072470B2 (en) 2003-05-29 2011-12-06 Sony Computer Entertainment Inc. System and method for providing a real-time three-dimensional interactive environment
USRE48417E1 (en) 2006-09-28 2021-02-02 Sony Interactive Entertainment Inc. Object direction using video input combined with tilt angle information

Also Published As

Publication number Publication date
JPS612980B2 (enExample) 1986-01-29

Similar Documents

Publication Publication Date Title
US6651115B2 (en) DMA controller and coherency-tracking unit for efficient data transfers between coherent and non-coherent memory spaces
US6374330B1 (en) Cache-coherency protocol with upstream undefined state
EP0347040B1 (en) Data memory system
US5513335A (en) Cache tag memory having first and second single-port arrays and a dual-port array
KR100491435B1 (ko) 다수의 시스템 버스를 가지는 컴퓨터 시스템 내의 메모리 일관성을 유지하기 위한 시스템 및 방법
JPS629942B2 (enExample)
JPH0743670B2 (ja) ストアスルーキャッシュ管理システム
JPH03142644A (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
EP0365117B1 (en) Data-processing apparatus including a cache memory
EP0474450A2 (en) Processor system with improved memory transfer means
US5809537A (en) Method and system for simultaneous processing of snoop and cache operations
EP0370175A2 (en) Method and system for storing data in and retrieving data
US20100332763A1 (en) Apparatus, system, and method for cache coherency elimination
JPS60124754A (ja) バッファ記憶制御装置
JPS62202247A (ja) キヤツシユメモリ内容一致処理方式
JPS58102382A (ja) 参照ビツト制御方式
US6658536B1 (en) Cache-coherency protocol with recently read state for extending cache horizontally
US20220156195A1 (en) Snoop filter device
JPH1091521A (ja) 二重ディレクトリー仮想キャッシュ及びその制御方法
JPS60237553A (ja) キヤツシユコヒ−レンスシステム
JPS644214B2 (enExample)
EP0224168A2 (en) Buffer storage control system
JP2716163B2 (ja) キャッシュメモリ制御方式
JP3080030B2 (ja) 階層型キャッシュ装置
JP4091171B2 (ja) キャッシュフラッシュ方法および装置