JPS5787608A - Offset rejecting system cuased at output of differential amplifier - Google Patents
Offset rejecting system cuased at output of differential amplifierInfo
- Publication number
- JPS5787608A JPS5787608A JP55163335A JP16333580A JPS5787608A JP S5787608 A JPS5787608 A JP S5787608A JP 55163335 A JP55163335 A JP 55163335A JP 16333580 A JP16333580 A JP 16333580A JP S5787608 A JPS5787608 A JP S5787608A
- Authority
- JP
- Japan
- Prior art keywords
- offset
- output
- differential amplifier
- signal
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
PURPOSE:To avoid the fluctuation of offset by time and to supply the signal component only at all times to an A/D converter, by storing an offset component to a storage means in the form of a digital signal. CONSTITUTION:An analog input signal from a measuring electrode 1 is amplified at a differential amplifier 32, inputted to an A/D converter 33 and converted into a digital signal. This converted digital signal is stored in a memory via a buffer 34 and a data bus and given to a data latch 36 for storage. On the other hand, when the analog input signal is zero, the offset being the output of the amplifier 32 is in A/D conversion and stored to the data latch 36, and the stored offset is read out and converted into an analog signal by a D/A converter 35 and given to one input of the differential amplifier 32 to output the signal component only.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55163335A JPS5787608A (en) | 1980-11-21 | 1980-11-21 | Offset rejecting system cuased at output of differential amplifier |
US06/318,000 US4420564A (en) | 1980-11-21 | 1981-11-04 | Blood sugar analyzer having fixed enzyme membrane sensor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55163335A JPS5787608A (en) | 1980-11-21 | 1980-11-21 | Offset rejecting system cuased at output of differential amplifier |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5787608A true JPS5787608A (en) | 1982-06-01 |
Family
ID=15771898
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55163335A Pending JPS5787608A (en) | 1980-11-21 | 1980-11-21 | Offset rejecting system cuased at output of differential amplifier |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5787608A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59147508A (en) * | 1983-02-07 | 1984-08-23 | テクトロニツクス・インコーポレイテツド | Offset equilibrating method and device of dc amplifier |
US4806875A (en) * | 1988-05-11 | 1989-02-21 | Maxim Integrated Products | Precision operational amplifier |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55108077A (en) * | 1979-02-12 | 1980-08-19 | Varian Associates | Zero reference and offset compensation circuit |
-
1980
- 1980-11-21 JP JP55163335A patent/JPS5787608A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55108077A (en) * | 1979-02-12 | 1980-08-19 | Varian Associates | Zero reference and offset compensation circuit |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59147508A (en) * | 1983-02-07 | 1984-08-23 | テクトロニツクス・インコーポレイテツド | Offset equilibrating method and device of dc amplifier |
JPH0528002B2 (en) * | 1983-02-07 | 1993-04-23 | Tektronix Inc | |
US4806875A (en) * | 1988-05-11 | 1989-02-21 | Maxim Integrated Products | Precision operational amplifier |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY110291A (en) | Linearizing non-linear analog -to- digital process and circuit | |
GB940172A (en) | Delay line memory | |
JPS5737925A (en) | High-speed hadamard converter | |
JPS5787608A (en) | Offset rejecting system cuased at output of differential amplifier | |
GB1238898A (en) | ||
JPS57168584A (en) | Nonlinear converter | |
JPS5647841A (en) | Pcm signal operation system | |
JPS54136163A (en) | Digital-analog converting device | |
JPS5761331A (en) | Multioutput digital-to-analog converter | |
JPS5626283A (en) | Alarm clock | |
JPS54151248A (en) | Moment limitter | |
JPS57203295A (en) | Digital recorder | |
JPS5715549A (en) | Device control system | |
GB1503191A (en) | Weighing apparatus with automatic print-out facility | |
JPS55134478A (en) | Waveform memory unit | |
JPS5582540A (en) | Analog digital conversion unit | |
JPS55161438A (en) | Sound signal memory unit | |
SU397940A1 (en) | DEVICE FOR CONNECTING A CHROMATOGRAPH WITH A DIGITAL COMPUTER MACHINE | |
JPS57169651A (en) | Load mode signal generator for type traveling tester or the like | |
JPS5718069A (en) | Information storage device | |
JPS55102046A (en) | Logic circuit | |
JPS6488374A (en) | Signal converter | |
JPS57129521A (en) | Analog-to-digital converting system | |
JPS57117004A (en) | Signal converter | |
JPS5744299A (en) | Memory device |