JPS5787253A - Timing extracting circuit - Google Patents

Timing extracting circuit

Info

Publication number
JPS5787253A
JPS5787253A JP55162308A JP16230880A JPS5787253A JP S5787253 A JPS5787253 A JP S5787253A JP 55162308 A JP55162308 A JP 55162308A JP 16230880 A JP16230880 A JP 16230880A JP S5787253 A JPS5787253 A JP S5787253A
Authority
JP
Japan
Prior art keywords
square wave
circuit
wave signal
signal
fluctuated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55162308A
Other languages
Japanese (ja)
Inventor
Etsuo Shibazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55162308A priority Critical patent/JPS5787253A/en
Publication of JPS5787253A publication Critical patent/JPS5787253A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To eliminate the influence of steady and momentary level fluctuations upon a timing signal and to simplify the circuit constitution, by converting the output of a linear amplifier to a square wave. CONSTITUTION:The receiving wave signal of a wave to be modulated given to an input terminal 1 is amplified by a linear amplifying circuit 2 and is converted to a square wave signal by a square wave converting circuit 3. This square wave signal is given to a timing tuning circuit 6 consisting of a nonlinear circuit 4 and a resonance circuit 5, and a reproducing timing signal is extracted there and is outputted from an output terminal 7. Since the receiving wave signal is converted to the square wave signal by adding the square wave converting circuit 3, the square wave signal is not fluctuated even if the level of the receiving wave signal is fluctuated, and consequently, the reproducing timing signal is not fluctuated.
JP55162308A 1980-11-18 1980-11-18 Timing extracting circuit Pending JPS5787253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55162308A JPS5787253A (en) 1980-11-18 1980-11-18 Timing extracting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55162308A JPS5787253A (en) 1980-11-18 1980-11-18 Timing extracting circuit

Publications (1)

Publication Number Publication Date
JPS5787253A true JPS5787253A (en) 1982-05-31

Family

ID=15752035

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55162308A Pending JPS5787253A (en) 1980-11-18 1980-11-18 Timing extracting circuit

Country Status (1)

Country Link
JP (1) JPS5787253A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5345911A (en) * 1976-10-07 1978-04-25 Nec Corp Timing signal extraction circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5345911A (en) * 1976-10-07 1978-04-25 Nec Corp Timing signal extraction circuit

Similar Documents

Publication Publication Date Title
UA39094C2 (en) TRANSMITTER (OPTIONS), AMPLIFIER CONTROL METHOD, AMPLIFICATION SCHEME AND AMPLIFIER SATURATION CONTROL
ES8302386A1 (en) Single sideband receiver.
JPS54128382A (en) Tuning signal intensity detecting circuit
EP0234103A3 (en) Tuner circuit
ES458488A1 (en) Feedbackward distortion compensating circuit
JPS5787253A (en) Timing extracting circuit
JPS5742211A (en) Feedback amplifier
IE811406L (en) Operational amplifier
JPS54100652A (en) Sampler
JPS5654367A (en) Impedance/voltage converting circuit
SU1095352A1 (en) Two-step amplifier
SU902209A1 (en) Amplifying device
JPS5440016A (en) Fail soft receiving high frequency amplifier
JPS558657A (en) Signal delay circuit
JPS5422811A (en) Amplifier
JPS5338380A (en) Peak detecting circuit
JPS57127312A (en) Signal amplifying circuit
JPS53138261A (en) Integrated circuit device
JPS57112109A (en) Audio limiting amplifier
JPS5623010A (en) Gain limit amplifying circuit
JPS535553A (en) Amplifier
JPS5792924A (en) Circuit for ssb transmitter
JPS56122537A (en) Heterodyne receiver provided with amplitude control
JPS56106464A (en) Signal receiver
JPS56156096A (en) Speaker device