JPS5780885A - Television receiver - Google Patents

Television receiver

Info

Publication number
JPS5780885A
JPS5780885A JP55157483A JP15748380A JPS5780885A JP S5780885 A JPS5780885 A JP S5780885A JP 55157483 A JP55157483 A JP 55157483A JP 15748380 A JP15748380 A JP 15748380A JP S5780885 A JPS5780885 A JP S5780885A
Authority
JP
Japan
Prior art keywords
ringing
signal
clock
extracted
crystal filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55157483A
Other languages
Japanese (ja)
Other versions
JPS6151475B2 (en
Inventor
Fumio Maehara
Yukio Takada
Hirosuke Okano
Hiroaki Saeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP55157483A priority Critical patent/JPS5780885A/en
Publication of JPS5780885A publication Critical patent/JPS5780885A/en
Publication of JPS6151475B2 publication Critical patent/JPS6151475B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
    • H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)

Abstract

PURPOSE:To generate an accurate write clock in every time that the sine wave of this ringing traverses 0V, by providing a crystal filter, where a clock run signal extracted from a multiple signal is injected to generate a ringing. CONSTITUTION:The multiple input signal from an input line 21 is inputted to a clock run extracting circuit 23 through a band amplifier 22. The clock run signal is extracted by pulses, which are extracted from the horizontal synchronizing signal by an extracting pulse generating circuit 25, and is applied to a crystal filter 28 of 2.86MHz. The ringing output of the crystal filter 28 has the average value fixed to 0V by a zero bias circuit 29. The ringing waveform fixed to 0V is given to zero cross detector 30, and a pulse I is generated at an intersection between this ringing waveform and the 0V level. This pulse is used as a clock for the write of the multiple signal to a storage device to perform a stable write operation.
JP55157483A 1980-11-07 1980-11-07 Television receiver Granted JPS5780885A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55157483A JPS5780885A (en) 1980-11-07 1980-11-07 Television receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55157483A JPS5780885A (en) 1980-11-07 1980-11-07 Television receiver

Publications (2)

Publication Number Publication Date
JPS5780885A true JPS5780885A (en) 1982-05-20
JPS6151475B2 JPS6151475B2 (en) 1986-11-08

Family

ID=15650661

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55157483A Granted JPS5780885A (en) 1980-11-07 1980-11-07 Television receiver

Country Status (1)

Country Link
JP (1) JPS5780885A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5917787A (en) * 1982-07-21 1984-01-30 Matsushita Electric Ind Co Ltd Receiving device for character multiplex broadcasting

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5917787A (en) * 1982-07-21 1984-01-30 Matsushita Electric Ind Co Ltd Receiving device for character multiplex broadcasting

Also Published As

Publication number Publication date
JPS6151475B2 (en) 1986-11-08

Similar Documents

Publication Publication Date Title
DE3277097D1 (en) Splice-free fiber optic recirculating memory
JPS54104230A (en) Processing circuit for vertical synchronizing signal
JPS525581A (en) Voltage detector circuit
GB1051421A (en) Method and apparatus for observing vocal cord wave
ES444280A1 (en) Process and apparatus for digital indication of electric measuring and/or test values
JPS5780885A (en) Television receiver
JPS5710527A (en) Time axis restoring system for sampling series by adaptive type sampling system
JPS56154627A (en) Detector for loose part
SU1000998A1 (en) Device for measuring square pulse duration
JPS5787232A (en) Input signal reading circuit
JPS5717236A (en) Detector for synchronism
JPS57150113A (en) Muting device
JPS5433060A (en) Printing recorder
JPS55137745A (en) Detection system of frame synchronizing signal
SU892451A1 (en) Pulse shaper by signal extremums
SU523536A1 (en) Marker playback device
JPS5478184A (en) Frequency analytical apparatus
JPS56130664A (en) Frequency measuring system
JPS647303A (en) Readout circuit for magnetic disk device
JPS5512455A (en) Ultrasonic level meter
JPS5710528A (en) Sampling system
JPS5761328A (en) Detection circuit of coincidence of changing point of two kinds of clock signal
JPS55132179A (en) Vertical-address-clear-pulse generating circuit
JPS5444576A (en) Level display circuit
JPS5669957A (en) Pulse receiving circuit