JPS5769342A - Electronic equipment - Google Patents
Electronic equipmentInfo
- Publication number
- JPS5769342A JPS5769342A JP55141739A JP14173980A JPS5769342A JP S5769342 A JPS5769342 A JP S5769342A JP 55141739 A JP55141739 A JP 55141739A JP 14173980 A JP14173980 A JP 14173980A JP S5769342 A JPS5769342 A JP S5769342A
- Authority
- JP
- Japan
- Prior art keywords
- rom1
- address designation
- circuits
- outputs
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Calculators And Similar Devices (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To prevent the complicated constitution of a circuit due to an alteration of designing, caused by the increase of frequency of a nonvolatile memory, and the reduction of margin, etc., and to continuouly access a volatile memory by outputting an address designation signal having a number of bits corresponding to one or more units of volatile memory. CONSTITUTION:A control program is stored in a nonvolatile ROM1, and an input data is stored in a volatile ROM13 according to the designation of the ROM1. The program fed from the ROM1 is applied to a random logic 3 via a decoder 2 to deliver address designation data S1-S4 having a larger number of bits than the number of bits corresponding to the ROM13 and in accordance with the signal supplied form the logic 3. At the same time, the address designation data given from the ROM1 is applied to address designating circuits 51-53 having a smaller number of outputs than the number of pieces of address designation. The outputs of the circuits 51-53 are applied to selecting circuits 61 and 62 which use address designation data S1, S2, S3 and S4 as the inputs. Then the outputs selected by the circuits 61 and 62 are supplied to an RAM13 via row and column decoders 11 and 12 respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55141739A JPS5769342A (en) | 1980-10-09 | 1980-10-09 | Electronic equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55141739A JPS5769342A (en) | 1980-10-09 | 1980-10-09 | Electronic equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5769342A true JPS5769342A (en) | 1982-04-28 |
JPH026096B2 JPH026096B2 (en) | 1990-02-07 |
Family
ID=15299071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55141739A Granted JPS5769342A (en) | 1980-10-09 | 1980-10-09 | Electronic equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5769342A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5352322A (en) * | 1976-10-25 | 1978-05-12 | Toshiba Corp | Memory unit |
JPS5418636A (en) * | 1977-07-13 | 1979-02-10 | Toshiba Corp | Address selection circuit |
-
1980
- 1980-10-09 JP JP55141739A patent/JPS5769342A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5352322A (en) * | 1976-10-25 | 1978-05-12 | Toshiba Corp | Memory unit |
JPS5418636A (en) * | 1977-07-13 | 1979-02-10 | Toshiba Corp | Address selection circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH026096B2 (en) | 1990-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5595176A (en) | Electronic dictionary | |
KR930005025A (en) | Semiconductor memory device with low power block selection | |
KR960006272B1 (en) | Flash write circuit of semiconductor memory device | |
KR920020493A (en) | Semiconductor memory | |
EP0123896A3 (en) | Character and video mode control circuit | |
JPS5769342A (en) | Electronic equipment | |
JPS60233741A (en) | Digital pattern generator | |
US4841462A (en) | Random access memory and linear interpolation circuit comprising application thereof | |
JPS648717A (en) | Pseudo noise series code generating circuit | |
DE3377435D1 (en) | Digital memory | |
KR850001614A (en) | EEPROM type memory system | |
DE3276647D1 (en) | Character generator | |
JPS5714957A (en) | Memory device | |
KR920020926A (en) | Ghost Noise Reduction Circuit of Image Processing System | |
JPS5769413A (en) | Programmable logic controller | |
JPS54144830A (en) | Data memory unit | |
JPS5679352A (en) | Address generator | |
KR860009421A (en) | Memory circuit with logic function | |
SU1128253A1 (en) | Device for generating addresses of register storage | |
JPS6479792A (en) | Memory | |
JPS54102938A (en) | Pattern generator for logic circuit test | |
JPS58220298A (en) | Semiconductor integrated circuit incorporating rom | |
JPS567146A (en) | Process time reducing method for microcomputer | |
JPS5650423A (en) | Initial value set system in information processor | |
ES437893A1 (en) | Data processing equipment |