JPS576920A - Initial starting system of channel device - Google Patents
Initial starting system of channel deviceInfo
- Publication number
- JPS576920A JPS576920A JP7988080A JP7988080A JPS576920A JP S576920 A JPS576920 A JP S576920A JP 7988080 A JP7988080 A JP 7988080A JP 7988080 A JP7988080 A JP 7988080A JP S576920 A JPS576920 A JP S576920A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- cpu1
- clear
- indication
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
Abstract
PURPOSE:To process each type of program without impairing the memory information at the initial starting time of a channel device, by providing a channel control register within a channel and clearing the related hardware without proceeding to a self-diagnosis. CONSTITUTION:The initial program is started through a CPU1, and an initializing process is given to the information stored in a RAM13 within a channel 3 by said initial program. The channel 3 has a channel control register CCR21 as well as a function that waits for an indication of the CPU1 without proceeding to a self-diagnosis just by supplying a clear signal to the hardware relating to the channel 3 and by a command indicating a channel clear and given from the CPU1. The CPU1 gives a command of channel clear to the channel 3 and then gives an indication through the CCR21. Then an MPU11 of the channel 3 decodes the indication to clear the related hardware and at the same time starts an individual program of a ROM12 with a command given from the CPU1. Thus a process is carried out through the MPU11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55079880A JPS5943768B2 (en) | 1980-06-13 | 1980-06-13 | Channel device initial startup method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55079880A JPS5943768B2 (en) | 1980-06-13 | 1980-06-13 | Channel device initial startup method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS576920A true JPS576920A (en) | 1982-01-13 |
JPS5943768B2 JPS5943768B2 (en) | 1984-10-24 |
Family
ID=13702546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55079880A Expired JPS5943768B2 (en) | 1980-06-13 | 1980-06-13 | Channel device initial startup method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5943768B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1991016678A1 (en) * | 1990-04-13 | 1991-10-31 | Fujitsu Limited | Method of resetting adapter module at failing time and computer system executing said method |
-
1980
- 1980-06-13 JP JP55079880A patent/JPS5943768B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1991016678A1 (en) * | 1990-04-13 | 1991-10-31 | Fujitsu Limited | Method of resetting adapter module at failing time and computer system executing said method |
EP0477385A1 (en) * | 1990-04-13 | 1992-04-01 | Fujitsu Limited | Method of resetting adapter module at failing time and computer system executing said method |
EP0477385A4 (en) * | 1990-04-13 | 1993-02-24 | Fujitsu Limited | Method of resetting adapter module at failing time and computer system executing said method |
US5321830A (en) * | 1990-04-13 | 1994-06-14 | Fujitsu Limited | Reset method when adaptor module is faulty and computer system executing same |
Also Published As
Publication number | Publication date |
---|---|
JPS5943768B2 (en) | 1984-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5272026A (en) | Air-to-fuel rate control system | |
JPS545343A (en) | Micro program processing system | |
JPS576920A (en) | Initial starting system of channel device | |
JPS5318355A (en) | Program change system | |
JPS5720807A (en) | Sequence controller | |
JPS53148924A (en) | Process information display system | |
JPS56111938A (en) | Data display control system | |
JPS55124806A (en) | Sequencing circuit of microcomputer | |
JPS55157055A (en) | Disc cash control unit | |
JPS54122052A (en) | Arithmetic unit | |
JPS57197653A (en) | Control device of microprogram | |
JPS53142145A (en) | Control unit | |
JPS576921A (en) | Loading system of initial program | |
JPS5372428A (en) | Data renewal system | |
JPS5597073A (en) | Memory control system | |
JPS6479855A (en) | Method for controlling timepiece of multiprocessor | |
JPS5583527A (en) | Working parameter control device for electro-working | |
JPS53143131A (en) | Display unit | |
JPS5764810A (en) | Production and control system of working program for sequence controller | |
JPS5561864A (en) | Hold control system for address comparison register | |
JPS5574647A (en) | Initializing system for microprocessor | |
JPS5588166A (en) | Display controller for number of time of repeat input of input data | |
JPS52147937A (en) | Control unit of microprocessor | |
JPS52112252A (en) | Log-out control system | |
JPS5384523A (en) | Main memory control system |