JPS5740716A - Fd demodulating circuit - Google Patents

Fd demodulating circuit

Info

Publication number
JPS5740716A
JPS5740716A JP55116600A JP11660080A JPS5740716A JP S5740716 A JPS5740716 A JP S5740716A JP 55116600 A JP55116600 A JP 55116600A JP 11660080 A JP11660080 A JP 11660080A JP S5740716 A JPS5740716 A JP S5740716A
Authority
JP
Japan
Prior art keywords
signal
detection window
latch circuit
circuit
detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55116600A
Other languages
Japanese (ja)
Inventor
Katsuhiko Otomo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP55116600A priority Critical patent/JPS5740716A/en
Publication of JPS5740716A publication Critical patent/JPS5740716A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing

Abstract

PURPOSE:To enable demodulation by a simple circuit at playback speeds over a wide range, by generating reference clock signals by a counter for frequency division and by selectively using them through a selector circuit. CONSTITUTION:A selector 3 selects one of clock signals A-D with frequencies, which correspond to playback speeds, by speed signals from input terminals 4 and 5. The selected reference signal is applied to a detection window generation part 8 to generate a detection window signal J. This detection window signal J is applied to a latch circuit 9 to perform timing by the reference signal and added to an edge detection signal 1 by an NAND gate 12 to obtain a pulse detection signal K, which is latched by a latch circuit 10 by the detection window signal J to obtain a pulse L. This signal L is latched by a latch circuit 11 with the reference signal to obtain a demodulated NRZ signal M, which is outputted from an output terminal 13.
JP55116600A 1980-08-22 1980-08-22 Fd demodulating circuit Pending JPS5740716A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55116600A JPS5740716A (en) 1980-08-22 1980-08-22 Fd demodulating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55116600A JPS5740716A (en) 1980-08-22 1980-08-22 Fd demodulating circuit

Publications (1)

Publication Number Publication Date
JPS5740716A true JPS5740716A (en) 1982-03-06

Family

ID=14691164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55116600A Pending JPS5740716A (en) 1980-08-22 1980-08-22 Fd demodulating circuit

Country Status (1)

Country Link
JP (1) JPS5740716A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6170596A (en) * 1984-09-13 1986-04-11 株式会社東芝 Digital scale shifter
JPH02501526A (en) * 1988-01-25 1990-05-24 ユニシス　コーボレーシヨン Data bit detector for fiber optic systems
EP0565368A2 (en) * 1992-04-10 1993-10-13 Ampex Systems Corporation Timing recovery on longitudinal magnetic tape record channels based on capstan feed forward velocity

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6170596A (en) * 1984-09-13 1986-04-11 株式会社東芝 Digital scale shifter
JPH02501526A (en) * 1988-01-25 1990-05-24 ユニシス　コーボレーシヨン Data bit detector for fiber optic systems
EP0565368A2 (en) * 1992-04-10 1993-10-13 Ampex Systems Corporation Timing recovery on longitudinal magnetic tape record channels based on capstan feed forward velocity
EP0565368A3 (en) * 1992-04-10 1994-12-07 Ampex Systems Corp Timing recovery on longitudinal magnetic tape record channels based on capstan feed forward velocity

Similar Documents

Publication Publication Date Title
KR830008564A (en) Pulse Noise Reduction Circuit
US4634987A (en) Frequency multiplier
JPS5740716A (en) Fd demodulating circuit
SE7611223L (en) DEVICE FOR TRANSMISSION OF CLOCK SIGNALS
JPS56169974A (en) Receiver for multiplex information signal
JPS5640340A (en) Fm receiver
SU1464297A1 (en) Digital frequency detector
JPS5231630A (en) Test ethod of digital equipment
JPS56120246A (en) Waveform shaping circuit
SU610313A1 (en) Binary symbol regenerator
JPS5294110A (en) Phase synchronizer using modified fm method
SU458016A1 (en) Magnetic recording and playback device
SU1223393A1 (en) Demodulator of frequency-shift keyed signals
SU839037A1 (en) Pulse duration discriminator
SU788428A1 (en) Device for quasicoherent demodulation of complex phase-manipulated pseudorandom signals
JPS5531360A (en) Demodulator circuit
SU1095430A1 (en) Binary signal-to-quasi-ternary signal converter
SU1660198A2 (en) Signal demodulator
SU661840A1 (en) Apparatus for receiving discrete signals with erasure
SU575784A1 (en) Frequency-modulated signal detector
JPS56764A (en) Fsk modulation system
JPS55142258A (en) False signal generator
JPS5538762A (en) Disturbance pulse suppression device for fm stereo receiver
JPS5467711A (en) Receiving data signal generator circuit
JPS545318A (en) Rejection system of interferring distortion caused in demodulation signal due to interference between fm signals