JPS57211660A - Data transfer system for multiprocessor device - Google Patents

Data transfer system for multiprocessor device

Info

Publication number
JPS57211660A
JPS57211660A JP9540281A JP9540281A JPS57211660A JP S57211660 A JPS57211660 A JP S57211660A JP 9540281 A JP9540281 A JP 9540281A JP 9540281 A JP9540281 A JP 9540281A JP S57211660 A JPS57211660 A JP S57211660A
Authority
JP
Japan
Prior art keywords
unit
data transfer
cpu
bus
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9540281A
Other languages
Japanese (ja)
Inventor
Hiroshi Itaya
Kenji Nakatsugawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anritsu Corp
Original Assignee
Anritsu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anritsu Corp filed Critical Anritsu Corp
Priority to JP9540281A priority Critical patent/JPS57211660A/en
Publication of JPS57211660A publication Critical patent/JPS57211660A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/167Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To make the data transfer between CPU units possible without paying attention to the control state of the CPU of the data transfer destination, by using a main storage device as a medium and controlling properly a common bus. CONSTITUTION:A main storage device 13 is used as a medium through a common bus 15 for the data transfer among CPU units 12-0-12-N. When the CPU unit 12-1 requests the data transfer to the CPU unit 12-0, the unit 12-1 uses the bus 15 to transfer data. The unit 12-0 monitors always the device 13 and accesses the device 13 at its convenience when the bus 15 is idle, and data transferred from the unit 12-1 is taken into the unit 12-0.
JP9540281A 1981-06-22 1981-06-22 Data transfer system for multiprocessor device Pending JPS57211660A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9540281A JPS57211660A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9540281A JPS57211660A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Publications (1)

Publication Number Publication Date
JPS57211660A true JPS57211660A (en) 1982-12-25

Family

ID=14136664

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9540281A Pending JPS57211660A (en) 1981-06-22 1981-06-22 Data transfer system for multiprocessor device

Country Status (1)

Country Link
JP (1) JPS57211660A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5081646A (en) * 1973-11-21 1975-07-02
JPS55116122A (en) * 1979-02-28 1980-09-06 Nec Corp Information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5081646A (en) * 1973-11-21 1975-07-02
JPS55116122A (en) * 1979-02-28 1980-09-06 Nec Corp Information processor

Similar Documents

Publication Publication Date Title
EP0095363A3 (en) Direct memory access data transfer system for use with plural processors
BR8500945A (en) MICROCOMPUTER ARRANGEMENT WITH CABLE CONTROL MEANS FOR PERIPHERAL PROCESSING DEVICES
CA2011388A1 (en) Interrupt controller for multiprocessor systems
JPS57211660A (en) Data transfer system for multiprocessor device
JPS5398741A (en) High level recording and processing system
JPS57131149A (en) Storage type data transfer system
JPS57111733A (en) Bus conversion system
JPS54121632A (en) Interruption request system
JPS57211661A (en) Data transfer system for multiprocessor device
JPS57136203A (en) Process control system
JPS57109022A (en) Control system for common signal bus
JPS57150017A (en) Direct memory access system
JPS55105729A (en) Data processing unit
JPS6473458A (en) System for controlling access of vector data
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS55154621A (en) Re-interrupting system in multiprocessor system
JPS57125426A (en) System for data transfer
JPS5563423A (en) Data transfer system
JPS5644925A (en) Control system of data processing system
JPS5748122A (en) Assignment controlling system of common input-output device
JPS5759222A (en) Dma data transfer system
JPS5798029A (en) Bus priority processing
JPS57114925A (en) Hold control system
JPS5363932A (en) Direct memory access control system
JPS52100940A (en) Bus transmission system