JPS57203327A - Digital-to-analog converter - Google Patents
Digital-to-analog converterInfo
- Publication number
- JPS57203327A JPS57203327A JP8905181A JP8905181A JPS57203327A JP S57203327 A JPS57203327 A JP S57203327A JP 8905181 A JP8905181 A JP 8905181A JP 8905181 A JP8905181 A JP 8905181A JP S57203327 A JPS57203327 A JP S57203327A
- Authority
- JP
- Japan
- Prior art keywords
- circuits
- circuit
- weighting
- bits
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
Abstract
PURPOSE:To constitute a circuit with component parts of low accuracy and at the same time to decrease average processing time, by dividing a digital input code to process each divided code through the 1st an 2nd pulse duration modulating circuits and then weighting between the 1st and 2nd constant power supplies. CONSTITUTION:A D/A converter includes two (plural) counter type pulse duration modulating circuits 8 and 9, control constant current sources 18 and 19 which are controlled by the control pulse outputs 10 and 11 of the circuts 8 and 9, and a resetting circuit 13 which resets the output of a common integrator 12 to an optional value. The counting clocks for the circuits 8 and 9 are supplied from a clock generator 14, and the working timing is controlled by a control circuit 15 for the circuits 8 and 9 plus the circuit 13. Then an N-bit digital input 2 is divided into high-order M bits and low-order N-M bits, and each bit is processed by the circuits 8 and 9. The outputs 10 and 11 having the duration of the products of the digital number and the clock frequency are delivered. Weighting is given between the circuits 18 and 19, and average processing time is decreased.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8905181A JPS57203327A (en) | 1981-06-10 | 1981-06-10 | Digital-to-analog converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8905181A JPS57203327A (en) | 1981-06-10 | 1981-06-10 | Digital-to-analog converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS57203327A true JPS57203327A (en) | 1982-12-13 |
Family
ID=13960070
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8905181A Pending JPS57203327A (en) | 1981-06-10 | 1981-06-10 | Digital-to-analog converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57203327A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6029026A (en) * | 1983-07-18 | 1985-02-14 | Hitachi Ltd | Digital-audio recording and reproducing device |
| JPS6064525A (en) * | 1983-07-29 | 1985-04-13 | ア−ル・アラン・ベルチヤ− | A/d converting and d/a converting method and device |
| JPS61104466A (en) * | 1984-10-26 | 1986-05-22 | Hitachi Ltd | Digital record signal reproducer |
| JPS62295519A (en) * | 1986-06-14 | 1987-12-22 | Rohm Co Ltd | Digital/analog converter |
-
1981
- 1981-06-10 JP JP8905181A patent/JPS57203327A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6029026A (en) * | 1983-07-18 | 1985-02-14 | Hitachi Ltd | Digital-audio recording and reproducing device |
| JPS6064525A (en) * | 1983-07-29 | 1985-04-13 | ア−ル・アラン・ベルチヤ− | A/d converting and d/a converting method and device |
| JPS61104466A (en) * | 1984-10-26 | 1986-05-22 | Hitachi Ltd | Digital record signal reproducer |
| JPH0466135B2 (en) * | 1984-10-26 | 1992-10-22 | Hitachi Ltd | |
| JPS62295519A (en) * | 1986-06-14 | 1987-12-22 | Rohm Co Ltd | Digital/analog converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2039393A (en) | Digital multipliers | |
| JPS5650439A (en) | Binary multiplier cell circuit | |
| GB1506010A (en) | Interpolating digital filter | |
| JPS57203327A (en) | Digital-to-analog converter | |
| GB1499565A (en) | Scanning system for digital analogue converter | |
| EP0016604B1 (en) | Apparatus for converting successive digital values to analog form | |
| US4839841A (en) | Programmable digital multiple event generator | |
| JPS549563A (en) | A-d converter | |
| GB1470383A (en) | Apparatus for producing signals indicating increments of angular movement of a body | |
| JPS5557948A (en) | Digital adder | |
| JPS5644225A (en) | Analogue digital converter | |
| SU935956A1 (en) | Periodic pulse frequency multiplier | |
| SU1086430A1 (en) | Time interval-to-binary code converter | |
| JPS5785142A (en) | Random number generating circuit | |
| SU790099A1 (en) | Digital pulse repetition frequency multiplier | |
| SU1285452A1 (en) | Digital function generator | |
| JPS56117424A (en) | Time-division type d-a converter | |
| SU444218A1 (en) | Digital-to-analog quad | |
| SU440784A1 (en) | Analog-to-digital converter of equal balancing | |
| JPS6449328A (en) | A/d convertor | |
| JPS5624830A (en) | Phase-synchronous oscillator | |
| SU900293A1 (en) | Multiplying device | |
| SU1117636A1 (en) | Random process generator | |
| JPS5715046A (en) | Arithmetic circuitry for speed of revolution | |
| SU657615A1 (en) | Programmed frequency divider |