JPS57203163A - Device used in common by plural utilization sources - Google Patents
Device used in common by plural utilization sourcesInfo
- Publication number
- JPS57203163A JPS57203163A JP56089180A JP8918081A JPS57203163A JP S57203163 A JPS57203163 A JP S57203163A JP 56089180 A JP56089180 A JP 56089180A JP 8918081 A JP8918081 A JP 8918081A JP S57203163 A JPS57203163 A JP S57203163A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- read
- busy signal
- common
- judged
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE:To check the occurrence of a hang-up state by providing a counter step advanced on the execution of every prescribed processing unit, and allowing each utilization source to read the value of the counter. CONSTITUTION:The control part 6 of a disk pack device 5 is provided with a counter 8 step-advanced on the execution of every prescribed processing unit, and while the CPU1 of a system A uses the disk pack device 5, a busy signal is sent back for access from the CPU of a system B. When the busy signal is returned continuously even a certain time later, the contents of the counter 8 are read. Even if the busy signal is returned for reaccess, the contents of the counter 8 are read again. When those read values are different, it is judged that the CPU uses it continuously and when they are equal, it is judged that the system A has a fault, thereby connecting the system B while forcibly releasing the system A.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56089180A JPS57203163A (en) | 1981-06-10 | 1981-06-10 | Device used in common by plural utilization sources |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56089180A JPS57203163A (en) | 1981-06-10 | 1981-06-10 | Device used in common by plural utilization sources |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57203163A true JPS57203163A (en) | 1982-12-13 |
Family
ID=13963555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56089180A Pending JPS57203163A (en) | 1981-06-10 | 1981-06-10 | Device used in common by plural utilization sources |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57203163A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55138149A (en) * | 1979-04-17 | 1980-10-28 | Hitachi Ltd | Multiprocessor fault detection system |
-
1981
- 1981-06-10 JP JP56089180A patent/JPS57203163A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55138149A (en) * | 1979-04-17 | 1980-10-28 | Hitachi Ltd | Multiprocessor fault detection system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2290891B (en) | Multiprocessor system | |
GB1373828A (en) | Data processing systems | |
JPS57203163A (en) | Device used in common by plural utilization sources | |
JPS52130543A (en) | Multi-computer system | |
EP0103850A3 (en) | Separate resetting of processors in a multiprocessor control | |
JPS57141756A (en) | Program processor | |
JPS5715298A (en) | Storage protection system for common memory | |
JPS5324743A (en) | Bus selector for electronic computer | |
JPS52105741A (en) | Input and output sharing device | |
JPS5727322A (en) | Input and output controlling system of computer | |
JPS5319738A (en) | Processing unit stop control system | |
JPS56143072A (en) | Hung up release and processing system in multiprocessor processing system | |
JPS57113152A (en) | Dumping processing system | |
JPS5493340A (en) | Duplex processing system | |
JPS6428735A (en) | Interruption control system | |
JPS55116156A (en) | Multiple access unit for external memory unit | |
JPS5338236A (en) | Multi-computer system | |
JPS6459558A (en) | Data processing system | |
JPS5654564A (en) | Multiple computer system | |
JPS56129951A (en) | Mis-processing preventing device for constant periodic processing data | |
JPS55105722A (en) | Initial program load system | |
JPS55166748A (en) | Detection system for computer program runaway | |
JPS52149046A (en) | Data automatic recovery system at computer abnormality time | |
JPS55108068A (en) | Memory control system | |
JPS52137233A (en) | Computer duplex system |