JPS57198872A - Measuring device for crest value - Google Patents
Measuring device for crest valueInfo
- Publication number
- JPS57198872A JPS57198872A JP8277681A JP8277681A JPS57198872A JP S57198872 A JPS57198872 A JP S57198872A JP 8277681 A JP8277681 A JP 8277681A JP 8277681 A JP8277681 A JP 8277681A JP S57198872 A JPS57198872 A JP S57198872A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- multiplexer
- omegat
- phi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/04—Measuring peak values or amplitude or envelope of ac or of pulses
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Current Or Voltage (AREA)
Abstract
PURPOSE:To enable shortening of a processing time and to enable a number of times to be repeatedly set corresponding to a required precision, by a method wherein a computing process, which is mainly composed of two powers, is conducted to facilitate a digital processing, and a computation is made repeatedly and in succession. CONSTITUTION:Inputs C0 and S0 to a multiplexer 2 are as shown in a formulaIin the case of an absolute value of data iS, iC corresponding to Isin(omegat+phi), Icos(omegat+phi) having a time lag of 90 degree. Through control of a control circuit 1, in the case of a first computation, the C0 and S0 remain as they are, and in following computations, an output Cn+1 of an adding circuit 5 and an output Sn+1 of a substracting circuit 6 are brought to the output of the multiplexer 2. Outputs Cn and Sn are shifted n-times to attain 2<n>C and 2<n>Sn which are inputted to the circuit 5 together the Cn and Sn, and they are computed by a formula II to feed back them to the multiplexer 2. In following processes, the same operation is repeated, and a number (n) of times is set corresponding to a required accuracy. An output Cn-1 of the circuit 5, produced at a time when the operation is repeated n-times so set, is divided by kn at a computing circuit 7, and this enables finding of a crest value In.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8277681A JPS57198872A (en) | 1981-05-30 | 1981-05-30 | Measuring device for crest value |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8277681A JPS57198872A (en) | 1981-05-30 | 1981-05-30 | Measuring device for crest value |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57198872A true JPS57198872A (en) | 1982-12-06 |
| JPH026026B2 JPH026026B2 (en) | 1990-02-07 |
Family
ID=13783823
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8277681A Granted JPS57198872A (en) | 1981-05-30 | 1981-05-30 | Measuring device for crest value |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57198872A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0456132A2 (en) * | 1990-05-08 | 1991-11-13 | Kabushiki Kaisha Toshiba | System for determining an alternating voltage and/or current |
-
1981
- 1981-05-30 JP JP8277681A patent/JPS57198872A/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0456132A2 (en) * | 1990-05-08 | 1991-11-13 | Kabushiki Kaisha Toshiba | System for determining an alternating voltage and/or current |
| US5299149A (en) * | 1990-05-08 | 1994-03-29 | Kabushiki Kaisha Toshiba | System for detecting alternating voltage and/or current |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH026026B2 (en) | 1990-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1440165A (en) | Method and apparatus for obtaining the cyclic code of a binary message | |
| JPS57198872A (en) | Measuring device for crest value | |
| JPS52144895A (en) | Control method for cam machining apparatus | |
| JPS5330241A (en) | Arithmetic unit | |
| JPS5378742A (en) | Multiplication control system | |
| JPS5663649A (en) | Parallel multiplication apparatus | |
| JPS51131235A (en) | Electronic register | |
| JPS56163564A (en) | Display system of tape residual time | |
| JPS5748141A (en) | Address conversion system | |
| JPS5741737A (en) | Dividing device | |
| JPS52142445A (en) | Computing method | |
| JPS56118611A (en) | Highly accurate split reader for signal | |
| JPS5685127A (en) | Digital signal processor | |
| SU710040A1 (en) | Devider | |
| PIERCE | Analysis and optimization of cyclic methods in orbit computation(Analysis and optimization of cyclic methods in orbit calculation) | |
| SU426318A1 (en) | FREQUENCY CONVERTER TO CODE | |
| JPS5611548A (en) | Division unit | |
| JPS5294751A (en) | Electronic apparatus | |
| JPS5659361A (en) | Electronic desk computer | |
| SU572789A1 (en) | Follow-up stochastic integrator | |
| JPS51117841A (en) | Rounding up equipment | |
| JPS5569849A (en) | Multiplication control system | |
| JPS5341873A (en) | Apparatus for processing indexed fractions | |
| SU577537A1 (en) | Experimental data fitting arrangement | |
| JPS52126137A (en) | Memory reference career recording system of data processing unit |