JPS57196641A - Click eliminating system - Google Patents
Click eliminating systemInfo
- Publication number
- JPS57196641A JPS57196641A JP8082081A JP8082081A JPS57196641A JP S57196641 A JPS57196641 A JP S57196641A JP 8082081 A JP8082081 A JP 8082081A JP 8082081 A JP8082081 A JP 8082081A JP S57196641 A JPS57196641 A JP S57196641A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- burst
- section
- generation
- control output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Noise Elimination (AREA)
Abstract
PURPOSE:To reduce the audible sense of incompatibility, by detecting a burst error section of a digital audio signal, zeroing a sample value amplitude of the section and linearly decreasing or increasing the amplitude of sampled values before and after the said section for a prescribed time. CONSTITUTION:A burst error detecting circuit 1 receives a signal input to detect burst error and transmits a detecting signal of generation of burst to a control signal generating section 2. When the signal generating section 2 receives the said signal, the section 2 generates a control output from the input signal. Thus, the signal input is applied to a delay circuit 3. The control output from the signal generating section 2 takes a value according to a function form f1 set by taking the characteristic of audible sense into account. When the circuit 1 detects the recovery of burst error, the control output is obtained according to the function form f2. Further, a multiplication circuit 4 receives the delay signal and the control output and outputs a signal which is corrected to be zero during the generation of burst and weighted with the f1 and f2 respectively for j-sample before the generation of burst and k-sample after the generation of burst.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8082081A JPS57196641A (en) | 1981-05-29 | 1981-05-29 | Click eliminating system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8082081A JPS57196641A (en) | 1981-05-29 | 1981-05-29 | Click eliminating system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57196641A true JPS57196641A (en) | 1982-12-02 |
JPH0222576B2 JPH0222576B2 (en) | 1990-05-21 |
Family
ID=13729070
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8082081A Granted JPS57196641A (en) | 1981-05-29 | 1981-05-29 | Click eliminating system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57196641A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60127834A (en) * | 1983-12-14 | 1985-07-08 | Canon Inc | Data processor |
JPS60127836A (en) * | 1983-12-14 | 1985-07-08 | Canon Inc | Data processor |
JPS60136962A (en) * | 1983-12-26 | 1985-07-20 | Nec Home Electronics Ltd | Digital impulse noise absorbing circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04133384U (en) * | 1991-05-30 | 1992-12-11 | 第一電子工業株式会社 | Surface mount connector fixture |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5366214U (en) * | 1976-11-04 | 1978-06-03 |
-
1981
- 1981-05-29 JP JP8082081A patent/JPS57196641A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5366214U (en) * | 1976-11-04 | 1978-06-03 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60127834A (en) * | 1983-12-14 | 1985-07-08 | Canon Inc | Data processor |
JPS60127836A (en) * | 1983-12-14 | 1985-07-08 | Canon Inc | Data processor |
JPS60136962A (en) * | 1983-12-26 | 1985-07-20 | Nec Home Electronics Ltd | Digital impulse noise absorbing circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0222576B2 (en) | 1990-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5728409A (en) | Muting circuit | |
JPS57196641A (en) | Click eliminating system | |
JPS52148787A (en) | Phase delay detecting compensation method for control system | |
JPS6439815A (en) | Noise eliminating circuit | |
JPS5647139A (en) | Optical transmitting signal-break detecting circuit | |
JPS54100763A (en) | Digital meter | |
JPS5342714A (en) | Correcting method for drop-out | |
JPS5639615A (en) | Feedback type digital filter | |
JPS5547750A (en) | Pcm signal transmission unit | |
JPS5731045A (en) | Digital integrator for bipolar signal | |
JPS54147883A (en) | Abnormality detector of mechanical structures | |
JPS53133470A (en) | Convergence value detecting system | |
JPS56169462A (en) | Demodulation circuit for frequency shift modulation signal | |
JPS558657A (en) | Signal delay circuit | |
JPS55114031A (en) | Detector for pulse absence | |
JPS6447127A (en) | Digital phase control circuit | |
JPS558662A (en) | Signal delay circuit | |
JPS5476213A (en) | Error correction apparatus | |
JPS52143077A (en) | Polar value arrival detector | |
JPS56103561A (en) | Quantization feedback circuit | |
JPS53134320A (en) | Noise rejecting circuit | |
JPS5439610A (en) | Pcm signal transmission system | |
JPS53120346A (en) | Correction circuit for double error | |
JPS5677711A (en) | Sampling signal processing circuit | |
FR2251007A1 (en) | Peak detector of variable amp. signals with differencer and memory - has time marker activated by peaks exceeding level operated for given period |