JPS57189389A - Mos integrated circuit device - Google Patents

Mos integrated circuit device

Info

Publication number
JPS57189389A
JPS57189389A JP56073498A JP7349881A JPS57189389A JP S57189389 A JPS57189389 A JP S57189389A JP 56073498 A JP56073498 A JP 56073498A JP 7349881 A JP7349881 A JP 7349881A JP S57189389 A JPS57189389 A JP S57189389A
Authority
JP
Japan
Prior art keywords
mosfets
address
signals
phip
precharge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56073498A
Other languages
Japanese (ja)
Inventor
Yoshihiro Kuwabara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP56073498A priority Critical patent/JPS57189389A/en
Publication of JPS57189389A publication Critical patent/JPS57189389A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)

Abstract

PURPOSE:To synchronize precharge timings and address input timings surely by providing gate means that transmit signals in sychronization with precharge pulses on the input side of an address decoder. CONSTITUTION:Timing signals phip are applied commonly to (p) channels MOSFETs Q4-Q6 for precharging and (n) channels MOSFETs Q1-Q3 for discharging, and an X address signal Ax is applied to the ROM of the part shown by the mark O. p Channel MOSFETs Q7-Q10 for precharging are also provided to the data lines D1, D'1, D2, D'2 of a memory array MAR, and are controlled by the signals phip. The (p) channel transmission gates MOSFETs Q15-Q17 controlled by the signals phip are provided to the input side of an X address decoder X-DCR, and the sure synchronization with the precharge period of the ROM constituting the decoder X-DCR and the address input signal Ax is accomplished.
JP56073498A 1981-05-18 1981-05-18 Mos integrated circuit device Pending JPS57189389A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56073498A JPS57189389A (en) 1981-05-18 1981-05-18 Mos integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56073498A JPS57189389A (en) 1981-05-18 1981-05-18 Mos integrated circuit device

Publications (1)

Publication Number Publication Date
JPS57189389A true JPS57189389A (en) 1982-11-20

Family

ID=13519973

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56073498A Pending JPS57189389A (en) 1981-05-18 1981-05-18 Mos integrated circuit device

Country Status (1)

Country Link
JP (1) JPS57189389A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5192134A (en) * 1975-02-10 1976-08-12

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5192134A (en) * 1975-02-10 1976-08-12

Similar Documents

Publication Publication Date Title
EP0258653A3 (en) Dynamic programmable logic arrays with nor-nor structure implemented in c-mos technology
AU626018B2 (en) Transfer strobe time delay selector
DE3788314D1 (en) Time-controlled multiplexer.
UA26201C2 (en) METHOD IN CONNECTION ZDIYSHEHHYA KAHALU FOR DELAY VHOSYT ZMIHHOYI duration SYHHALY transmitted by HOMU, way UZHODZHEHHYA of the first and second communication centers, ROZDILEHYH VKAZAHYM KAHALOM AND HOST RADIOTELEKOMUHIKATSIYHYY
EP0327340A3 (en) Decoder circuit
JPS57189389A (en) Mos integrated circuit device
JPS57212690A (en) Dynamic mos memory device
IE812306L (en) Tasi system
TW431067B (en) Single source differential circuit
KR960009469B1 (en) Transmission controller of master side between buses with different data array
AU582056B2 (en) Digital signal channel distributor
JPS57182837A (en) Digital data connecting device
JPS57207936A (en) Address setting circuit
JPS57168545A (en) Controlling system for frame ttransfer phase
JPS5610753A (en) Buffer control system
JPS57115361A (en) Printing system for oblique character
JPS5723127A (en) Bus-line driving circuit
PT83340A (en) CIRCUITS FOR TRANSMITTING DATA SIGNALS BETWEEN COMMAND DEVICES LINKED BETWEEN THEM THROUGH A SYSTEM WITH A RING LINE
JPS6457488A (en) Dynamic type ram
JPS57143993A (en) Data transfer system
FR2297518A1 (en) Programmeable delay line for telephone systems - has random access memory minimising power consumption and has clock source synchronising readout
GB965699A (en) Digital speech transfer system
JPS54154214A (en) Multi-character broadcast transmitter-receiver
JPS55130293A (en) Remote control unit
JPS57178519A (en) Input and output system