JPS57189253A - Information processor - Google Patents

Information processor

Info

Publication number
JPS57189253A
JPS57189253A JP56073763A JP7376381A JPS57189253A JP S57189253 A JPS57189253 A JP S57189253A JP 56073763 A JP56073763 A JP 56073763A JP 7376381 A JP7376381 A JP 7376381A JP S57189253 A JPS57189253 A JP S57189253A
Authority
JP
Japan
Prior art keywords
psw
mode section
virtual computer
registers
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56073763A
Other languages
Japanese (ja)
Inventor
Hajime Nakaya
Takuma Morimoto
Shizuo Shiokawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56073763A priority Critical patent/JPS57189253A/en
Publication of JPS57189253A publication Critical patent/JPS57189253A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To save overhead, by providing a plurality of registers storing a mode section additionally and selecting and indicating one of effective registers during run, in a virtual computer system. CONSTITUTION:In an information processing device provided with a register 20 storing a program status word PSW and a status register 8 and running a plurality of operating systems on one computer multiplexedly, at the execution of program status work PSW renewal instruction, a mode section of the real PSW is stored as it is, assigned simulation registers 18 and 19 are renewed, and at the reception of interruption, the mode section of a virtual computer is reflected as the old PSW information. Thus, the old PSW information can be transferred to a virtual computer prefix area.
JP56073763A 1981-05-15 1981-05-15 Information processor Pending JPS57189253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56073763A JPS57189253A (en) 1981-05-15 1981-05-15 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56073763A JPS57189253A (en) 1981-05-15 1981-05-15 Information processor

Publications (1)

Publication Number Publication Date
JPS57189253A true JPS57189253A (en) 1982-11-20

Family

ID=13527578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56073763A Pending JPS57189253A (en) 1981-05-15 1981-05-15 Information processor

Country Status (1)

Country Link
JP (1) JPS57189253A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2580096A1 (en) * 1985-04-04 1986-10-10 Nec Corp

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2580096A1 (en) * 1985-04-04 1986-10-10 Nec Corp

Similar Documents

Publication Publication Date Title
DE3687724D1 (en) DIGITAL PROCESSOR CONTROL.
ES2002277A6 (en) Computer system for controlling virtual machines.
ES8405972A1 (en) Data processing system with virtual machines.
JPS55112651A (en) Virtual computer system
KR900005299A (en) Virtual calculator system
GB1353951A (en) Data processing system
DE3650232T2 (en) Computer control with branching in a single cycle.
TW353738B (en) System and method for handling software interrupts with argument passing
KR870005301A (en) Main memory access control system for virtual computing function system
KR940018757A (en) Method and system for indexing allocation of intermediate memory buffer in superscalar processor system
DE3886756D1 (en) Access to resources for multiprocessor computer system.
NO153509C (en) DATA PROCESSING SYSTEM WITH MULTIPLE PROCESSING DEVICES.
JPS57189253A (en) Information processor
JPS5741739A (en) Program renewal control system
JPS56124952A (en) Information processing equipment
KR890005614A (en) Virtual Memory Control Management System
JPS57114949A (en) Data processor
JPS5461851A (en) Data processing system
JPS57113144A (en) Stored program computer
JPS57174747A (en) Device diagnosing system
JPS5569856A (en) Overlap system
JPS5475232A (en) Virtual memory data processing system
JPS55113182A (en) Virtual computer system with tlb
JPS5619153A (en) Virtual computer system
JPS5717058A (en) Control system of microprogram