JPS57168564A - Channel memory checking system - Google Patents

Channel memory checking system

Info

Publication number
JPS57168564A
JPS57168564A JP5239181A JP5239181A JPS57168564A JP S57168564 A JPS57168564 A JP S57168564A JP 5239181 A JP5239181 A JP 5239181A JP 5239181 A JP5239181 A JP 5239181A JP S57168564 A JPS57168564 A JP S57168564A
Authority
JP
Japan
Prior art keywords
channel
memory
data
fault
call
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5239181A
Other languages
Japanese (ja)
Other versions
JPS641990B2 (en
Inventor
Hiyoshi Goto
Jutaro Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Taiko Electric Works Ltd
Original Assignee
Oki Electric Industry Co Ltd
Taiko Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd, Taiko Electric Works Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP5239181A priority Critical patent/JPS57168564A/en
Publication of JPS57168564A publication Critical patent/JPS57168564A/en
Publication of JPS641990B2 publication Critical patent/JPS641990B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/24—Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/244—Arrangements for supervision, monitoring or testing with provision for checking the normal operation for multiplex systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To increase the quality of call, by deciding a fault of a channel memory and informing the occurrence of the fault to a central controller when the writing data and the reading data of a call memory are compared with each other after specifying a channel and no coincidence is obtained through this comparison. CONSTITUTION:Interface circuits F and F' are connected to a channel memory 1 of an electronic switchboard, and the transmitting data RD of each channel is stored in the corresponding area in the memory 1 with every channel under the control of a central controller 3. Then the receiving data SD is read to a specific receiving side channel to be transmitted. Both data RD and SD of the memory 1 are held at data holding circuits 5 and 6 by the indication given from a fault detected channel indicating circuit 4. These data are compared with each other through a comparator 7, and a fault is decided for an area of the memory 1 of the corresponding channel when no coincidence is obtained through the comparison. The address of the fault is informed to the controller 3 via the circuit 4. In such a way, the quality of call can be improved.
JP5239181A 1981-04-09 1981-04-09 Channel memory checking system Granted JPS57168564A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5239181A JPS57168564A (en) 1981-04-09 1981-04-09 Channel memory checking system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5239181A JPS57168564A (en) 1981-04-09 1981-04-09 Channel memory checking system

Publications (2)

Publication Number Publication Date
JPS57168564A true JPS57168564A (en) 1982-10-16
JPS641990B2 JPS641990B2 (en) 1989-01-13

Family

ID=12913498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5239181A Granted JPS57168564A (en) 1981-04-09 1981-04-09 Channel memory checking system

Country Status (1)

Country Link
JP (1) JPS57168564A (en)

Also Published As

Publication number Publication date
JPS641990B2 (en) 1989-01-13

Similar Documents

Publication Publication Date Title
ES481887A1 (en) Time-slot interchange with protection switching
KR880003244A (en) Microprocessor executing data transfer retry
JPS5753899A (en) Semiconductor storage device
KR860009565A (en) Digital Network System with Device for Digital Subscriber Line Inspection
JPS5792948A (en) Loop data transmission system
JPS57168564A (en) Channel memory checking system
JPS5799842A (en) Data transmission system
JPS5651144A (en) Station address control system
JPS57162050A (en) Exclusive control system
JPS6084062A (en) Ineffective retension detecting system of trunk
JPS5642863A (en) Fault information setting circuit
JPS56107687A (en) Calling detection reporting system
JPS5353932A (en) Fault detection system for memory address line
JPH0446426A (en) Received digital line control signal detection method
JPS5727500A (en) Memory capacity detecting system
JPS57137917A (en) Error information transfer system
JPS58183598U (en) Multiplexed process amount detection device
JPS56161790A (en) Monitoring system for storage circuit
JPS5595490A (en) System switching system for exchange
JPS57183155A (en) Data transmission system of remote monitoring device
JPS5759259A (en) Diagnosing system of computer
JPS55150047A (en) Test unit for information processor
JPS5665549A (en) Transmission and reception system of time waiting type
JPS642431A (en) Voice communication equipment
JPS57103452A (en) Information transmission system