JPS57162821A - Data mode converging system - Google Patents

Data mode converging system

Info

Publication number
JPS57162821A
JPS57162821A JP4825081A JP4825081A JPS57162821A JP S57162821 A JPS57162821 A JP S57162821A JP 4825081 A JP4825081 A JP 4825081A JP 4825081 A JP4825081 A JP 4825081A JP S57162821 A JPS57162821 A JP S57162821A
Authority
JP
Japan
Prior art keywords
adder
data mode
signal
codes
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4825081A
Other languages
Japanese (ja)
Other versions
JPH0136284B2 (en
Inventor
Takashi Kaku
Shigeyuki Umigami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4825081A priority Critical patent/JPS57162821A/en
Publication of JPS57162821A publication Critical patent/JPS57162821A/en
Publication of JPH0136284B2 publication Critical patent/JPH0136284B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To speed up the convergency of data mode, by controlling a transversal type automatic equalizer based on an interruption signal between codes. CONSTITUTION:A transversal type automatic equalizer 10' makes control based on the amplitude difference between an equivalent output signal and a reference signal to converge the data mode and picks up the interruption signal between codes from a tap coefficient operating circuit 11'. After the interruption signal between picked up codes is multiplied by r1 at a multiplier 14, the signal is added to an adder 15. On the other hand, the output difference between equalizing output operation section 2 and a reference power operating section 3 outputted from the adder 4 is applied to the adder 15. The output of the adder 15 is integrated at an integral network 8 and given as a central tape coefficient C0 of the automatic equalizer 10' via a limiter 9, allowing to speed up the convergion of the data mode.
JP4825081A 1981-03-31 1981-03-31 Data mode converging system Granted JPS57162821A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4825081A JPS57162821A (en) 1981-03-31 1981-03-31 Data mode converging system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4825081A JPS57162821A (en) 1981-03-31 1981-03-31 Data mode converging system

Publications (2)

Publication Number Publication Date
JPS57162821A true JPS57162821A (en) 1982-10-06
JPH0136284B2 JPH0136284B2 (en) 1989-07-31

Family

ID=12798186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4825081A Granted JPS57162821A (en) 1981-03-31 1981-03-31 Data mode converging system

Country Status (1)

Country Link
JP (1) JPS57162821A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0554120A2 (en) * 1992-01-31 1993-08-04 Fujitsu Limited Adaptive transversal equalizer

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5137730A (en) * 1974-09-25 1976-03-30 Teizo Murakawa SUPUREESHIKISHUJISHUSEIEKI
JPS5289407A (en) * 1976-01-21 1977-07-27 Nec Corp Transmitter/receiver for data transmission

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5137730A (en) * 1974-09-25 1976-03-30 Teizo Murakawa SUPUREESHIKISHUJISHUSEIEKI
JPS5289407A (en) * 1976-01-21 1977-07-27 Nec Corp Transmitter/receiver for data transmission

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0554120A2 (en) * 1992-01-31 1993-08-04 Fujitsu Limited Adaptive transversal equalizer
EP0554120A3 (en) * 1992-01-31 1994-01-19 Fujitsu Ltd
US5598433A (en) * 1992-01-31 1997-01-28 Fujitsu Limited Automatic equalizer and data mode convergence method

Also Published As

Publication number Publication date
JPH0136284B2 (en) 1989-07-31

Similar Documents

Publication Publication Date Title
EP0273249A3 (en) Fault tolerant switch with selectable operating modes
EP0316876A3 (en) A digital signal receiving circuit with means for controlling a baud rate sampling phase by a power of sampled signals
EP0188294A3 (en) Electrical appliance control
JPS5728409A (en) Muting circuit
JPS57162821A (en) Data mode converging system
CA2022153A1 (en) Modulator and demodulator for data transmission systems
JPS5525217A (en) Automatic equalizing system
JPS5686581A (en) Keyed agc circuit in video information transmitter
JPS5525215A (en) Automatic equalizer
JPS5327011A (en) Instantaneous c ompressing circuit
JPS5555669A (en) Line automatic equalizer for analog facsimile
JPS56101202A (en) Multiplex control method of process
JPS5570125A (en) Automatic equalizer
JPS5797738A (en) Nonlinear equalizer
JPS5723341A (en) Optical transmission system
JPS56158538A (en) Automatic equalizer
JPS5643833A (en) Switching circuit for complementary characteristic
JPS6449174A (en) Recording data forming circuit for digital audio recorder
JPS57201312A (en) Automatic gain controlling circuit
JPS56168462A (en) Data transmitting system
JPS6410742A (en) Digital signal transmission system
JPS57159303A (en) Triplex system transmission circuit
JPS57211847A (en) Receiving device
JPS57184340A (en) Switching circuit of receiver
生田一成 et al. 12a-DG-12 Moving Toroidal Limiter