JPS6410742A - Digital signal transmission system - Google Patents
Digital signal transmission systemInfo
- Publication number
- JPS6410742A JPS6410742A JP16619087A JP16619087A JPS6410742A JP S6410742 A JPS6410742 A JP S6410742A JP 16619087 A JP16619087 A JP 16619087A JP 16619087 A JP16619087 A JP 16619087A JP S6410742 A JPS6410742 A JP S6410742A
- Authority
- JP
- Japan
- Prior art keywords
- quantizer
- step size
- amplitude
- output signal
- limiting operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Abstract
PURPOSE:To obtain an optimum transmission signal by providing a circuit system with an amplitude limiter, which clips a signal at a bit maximum value or a bit minimum value, and changing the step size of a quantizer and an inverse quantizer at the time of limiting operation so as to adapt the limiter for the limiting operation. CONSTITUTION:In order to prevent overflow (or underflow), the amplitude limiters 3, 9, 15 detect the maximum value or the minimum value of the digital output signal of a previous stage circuit, and limit it so that the output signal comes to be a prescribed value. Especially, the amplitude limiters 9, 15 control the step size of the quantizer 4 and the inverse quantizer 6 so as to come larger, and control the step size of the inverse quantizer 12 so as to come smaller respectively, when the amplitude limiters 9, 15 limit the output signal of the previous stage circuit to be the maximum value or the minimum value. Thus, the overflow (underflow) can be prevented, and the circuit can be made to operate stably, and the optimum transmission signal can be obtained by changing the step size of the quantizer 4 and the inverse quantizers 6, 12 when this amplitude limiting operation is performed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16619087A JPS6410742A (en) | 1987-07-02 | 1987-07-02 | Digital signal transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16619087A JPS6410742A (en) | 1987-07-02 | 1987-07-02 | Digital signal transmission system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6410742A true JPS6410742A (en) | 1989-01-13 |
Family
ID=15826755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16619087A Pending JPS6410742A (en) | 1987-07-02 | 1987-07-02 | Digital signal transmission system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6410742A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5225676A (en) * | 1991-05-21 | 1993-07-06 | Jeol Ltd. | Electrooptical viewing apparatus capable of switching depth of focus |
WO1998037636A1 (en) * | 1997-02-19 | 1998-08-27 | Sanyo Electric Co., Ltd. | Voice encoding method |
-
1987
- 1987-07-02 JP JP16619087A patent/JPS6410742A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5225676A (en) * | 1991-05-21 | 1993-07-06 | Jeol Ltd. | Electrooptical viewing apparatus capable of switching depth of focus |
WO1998037636A1 (en) * | 1997-02-19 | 1998-08-27 | Sanyo Electric Co., Ltd. | Voice encoding method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2085751A1 (en) | Device for monitoring a control unit | |
MY116548A (en) | Digital to analogue converter with reference signal | |
JPS5767380A (en) | Video clamping circuit | |
ES8304675A1 (en) | A digital automatic gain control circuit. | |
JPS6410742A (en) | Digital signal transmission system | |
JPS6415866A (en) | Detecting device for autocorrelation degree | |
EP0376933A3 (en) | Digital to analog decoder | |
JPS56136026A (en) | Glitch preventing circuit of digital-to-analog converter | |
JPS56117423A (en) | Binary coding circuit by multistage threshold level | |
JPS56168448A (en) | Digital signal transmitting system | |
JPS57109469A (en) | Video gain controlling circuit | |
JPS5454507A (en) | Coding processing system of adaptive expectancy | |
JPS5454518A (en) | Coding system | |
JPS56111331A (en) | Two-dimentionally applied type automatic equalizer | |
JPS6460036A (en) | Frame signal transmitting system | |
JPS5595480A (en) | Gradation picture processing system | |
JPS6478591A (en) | Mode control method | |
JPS5689125A (en) | Binary circuit | |
AU583921B2 (en) | Circuit arrangements for recovering the clock rate of an isochronous binary signal | |
JPS5666929A (en) | Delta modulating device | |
JPS56108180A (en) | Quantizing device | |
JPS573420A (en) | Digital phase comparison circuit | |
JPS5673934A (en) | Huffman encoding method for signal having correlation between sample points | |
JPS5724113A (en) | Digital filter device | |
JPS52131428A (en) | Binary circuit |