JPS57157627A - Offset compensating system for code converting circuit - Google Patents

Offset compensating system for code converting circuit

Info

Publication number
JPS57157627A
JPS57157627A JP4222681A JP4222681A JPS57157627A JP S57157627 A JPS57157627 A JP S57157627A JP 4222681 A JP4222681 A JP 4222681A JP 4222681 A JP4222681 A JP 4222681A JP S57157627 A JPS57157627 A JP S57157627A
Authority
JP
Japan
Prior art keywords
impressed
integrator
converter
converting circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4222681A
Other languages
Japanese (ja)
Inventor
Hirohisa Karibe
Toshihiko Matsumura
Hirokazu Fukui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4222681A priority Critical patent/JPS57157627A/en
Publication of JPS57157627A publication Critical patent/JPS57157627A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To compensate the offset of an encoder, by adding the output of the encoder to a decoder through an integrator during the period where the D/A converter of the decoder is not used. CONSTITUTION:During a period where a D/A converter 10 which makes a sampling action at every sampling cycle T does not work, a digital signal outputted from a logic circuit is impressed upon the D/A converter 10. When the digital signal is impressed, the D/A converter outputs an analog signal obtained by making a D/A conversion on the digital signal from the logic circuit 3, and the analog signal is impressed upon an integrator 12. The integrator 12 is configured in such a way that it has a time constant which is sufficiently longer than the sampling cycle T, and the output signal of the integrator 12 is impressed upon a comparator 2 as a signal to be used for offset compensation.
JP4222681A 1981-03-23 1981-03-23 Offset compensating system for code converting circuit Pending JPS57157627A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4222681A JPS57157627A (en) 1981-03-23 1981-03-23 Offset compensating system for code converting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4222681A JPS57157627A (en) 1981-03-23 1981-03-23 Offset compensating system for code converting circuit

Publications (1)

Publication Number Publication Date
JPS57157627A true JPS57157627A (en) 1982-09-29

Family

ID=12630111

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4222681A Pending JPS57157627A (en) 1981-03-23 1981-03-23 Offset compensating system for code converting circuit

Country Status (1)

Country Link
JP (1) JPS57157627A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6087525A (en) * 1983-10-20 1985-05-17 Yamatake Honeywell Co Ltd Analog digital conversion circuit
JPS6449323A (en) * 1987-08-20 1989-02-23 Pioneer Electronic Corp Off-set compensating circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6087525A (en) * 1983-10-20 1985-05-17 Yamatake Honeywell Co Ltd Analog digital conversion circuit
JPS6449323A (en) * 1987-08-20 1989-02-23 Pioneer Electronic Corp Off-set compensating circuit

Similar Documents

Publication Publication Date Title
DE3067741D1 (en) Analog-to-digital converter
EP0080725A3 (en) Method and apparatus for a/d conversion
JPS57157627A (en) Offset compensating system for code converting circuit
GB1517224A (en) Apparatus for providing a signal obeying a predetermined piecewise linear segment companding law
JPS6416024A (en) Offset correction type analog/digital converter
JPS5244506A (en) Code conversion circuit
JPS54114962A (en) Coder
JPS5337365A (en) Correcting method of d/a converting error for d/a converter
JPS57186826A (en) Analog-to-digital converter
JPS55138924A (en) Analog-to-digital converting device
JPS5440069A (en) Ad converter
JPS56122233A (en) Pcm-pwm system amplifier
JPS53137659A (en) A/d conversion system
JPS57152726A (en) A/d converting circuit
JPS5582540A (en) Analog digital conversion unit
FR2236314A1 (en) High resolution analogue-digital converter - has at least one intermediate step inserted into digital quantisation process
JPS5666969A (en) Multigradation recording facsimile equipment
JPS5315735A (en) Analog-digital converter
JPS5417658A (en) Analog-to-digital converter of integration type
JPS5337363A (en) D/a converting system
JPS53101966A (en) Ad converter
JPS5737922A (en) A/d converter and its output extending system
JPS53101968A (en) Modulating converter for pcm-forecast code
JPS57210723A (en) Pulse width converting circuit
JPS5415739A (en) Exposure time digital controller