JPS57141742A - Controlling system of data storage priority - Google Patents

Controlling system of data storage priority

Info

Publication number
JPS57141742A
JPS57141742A JP56026548A JP2654881A JPS57141742A JP S57141742 A JPS57141742 A JP S57141742A JP 56026548 A JP56026548 A JP 56026548A JP 2654881 A JP2654881 A JP 2654881A JP S57141742 A JPS57141742 A JP S57141742A
Authority
JP
Japan
Prior art keywords
data
buffer
control section
flag
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56026548A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6128154B2 (enrdf_load_stackoverflow
Inventor
Toshihiko Kaji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Facom Corp
Original Assignee
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Facom Corp filed Critical Fuji Facom Corp
Priority to JP56026548A priority Critical patent/JPS57141742A/ja
Publication of JPS57141742A publication Critical patent/JPS57141742A/ja
Publication of JPS6128154B2 publication Critical patent/JPS6128154B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
JP56026548A 1981-02-25 1981-02-25 Controlling system of data storage priority Granted JPS57141742A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56026548A JPS57141742A (en) 1981-02-25 1981-02-25 Controlling system of data storage priority

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56026548A JPS57141742A (en) 1981-02-25 1981-02-25 Controlling system of data storage priority

Publications (2)

Publication Number Publication Date
JPS57141742A true JPS57141742A (en) 1982-09-02
JPS6128154B2 JPS6128154B2 (enrdf_load_stackoverflow) 1986-06-28

Family

ID=12196560

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56026548A Granted JPS57141742A (en) 1981-02-25 1981-02-25 Controlling system of data storage priority

Country Status (1)

Country Link
JP (1) JPS57141742A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0546516A (ja) * 1991-08-09 1993-02-26 Pfu Ltd 受信制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0546516A (ja) * 1991-08-09 1993-02-26 Pfu Ltd 受信制御方式

Also Published As

Publication number Publication date
JPS6128154B2 (enrdf_load_stackoverflow) 1986-06-28

Similar Documents

Publication Publication Date Title
EP0141742A3 (en) Buffer system for input/output portion of digital data processing system
MY126452A (en) A television system having the capability to associate an hdtv and an ntsc channel
FR2681190B1 (fr) Systeme de commande de diagramme de rayonnement d'un reseau d'antennes.
JPS54153512A (en) Addition system for identifying information
AU553410B2 (en) Error processing system for buffer storage
US5113354B1 (en) System for optimizing data transmissions associated with addressable buffer devices
EP0103132A3 (en) Buffer storage control system
JPS57141742A (en) Controlling system of data storage priority
AU552118B2 (en) Buffer storage control system
WO1997021311A3 (en) Managing memory within a local telecommunications network
AU2231888A (en) Access priority control system for main storage for computer
JPS6458160A (en) Facsimile store and forward exchange
EP0482263A3 (en) Video memory system with intermediate buffer
JPS5484938A (en) Broadcast transmitter
AU657029B2 (en) An x-packet multicomponent encoder and a corresponding decoder
EP0581033A3 (en) Data transmission system using storage with FIFO configuration.
JPS57196333A (en) Interface controlling system
JPS57174726A (en) Data transfer controlling system
JPS5460833A (en) Buffer memory system
JPS6486670A (en) Facsimile equipment with sequential transmission function
JPS55141860A (en) Processing system for system restart
JPS5685168A (en) Access control system for main storage
JPS6481426A (en) Star lan
JPS6427359A (en) Facsimile broadcast picture receiving equipment
Ewing et al. Charlottesville, Virginia