JPS57139686A - Initializing circuit of electronic clock - Google Patents

Initializing circuit of electronic clock

Info

Publication number
JPS57139686A
JPS57139686A JP56025673A JP2567381A JPS57139686A JP S57139686 A JPS57139686 A JP S57139686A JP 56025673 A JP56025673 A JP 56025673A JP 2567381 A JP2567381 A JP 2567381A JP S57139686 A JPS57139686 A JP S57139686A
Authority
JP
Japan
Prior art keywords
signal
ram
initializing
time
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56025673A
Other languages
Japanese (ja)
Inventor
Takehiro Ishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP56025673A priority Critical patent/JPS57139686A/en
Publication of JPS57139686A publication Critical patent/JPS57139686A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G5/00—Setting, i.e. correcting or changing, the time-indication

Abstract

PURPOSE:To conduct initialization of RAM and arbitrary setting of data by a simple constitution, by providing an initialize mode which is held during a round of access of RAM at the time of power charge/initializing operation. CONSTITUTION:When a power is charged, a PWON signal is generated and D-FF13 and 14 are set. An oscillation frequency-dividing circuit 1 is reset by an ACR signal, while an address decoder 5 is set at an address ''0''. An INIT signal is held at a level 1 till the fall edge of a signal of 32Hz, and when a switching circuit 8 is switched at the time when the INIT signal is effective, output data of an initializing data generating circuit 7 is written in RAM6.
JP56025673A 1981-02-24 1981-02-24 Initializing circuit of electronic clock Pending JPS57139686A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56025673A JPS57139686A (en) 1981-02-24 1981-02-24 Initializing circuit of electronic clock

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56025673A JPS57139686A (en) 1981-02-24 1981-02-24 Initializing circuit of electronic clock

Publications (1)

Publication Number Publication Date
JPS57139686A true JPS57139686A (en) 1982-08-28

Family

ID=12172298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56025673A Pending JPS57139686A (en) 1981-02-24 1981-02-24 Initializing circuit of electronic clock

Country Status (1)

Country Link
JP (1) JPS57139686A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018159676A (en) * 2017-03-23 2018-10-11 セイコーエプソン株式会社 Electronic circuit and electronic timepiece

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS447625Y1 (en) * 1965-09-29 1969-03-24
JPS5515363A (en) * 1978-07-19 1980-02-02 Matsushita Electric Ind Co Ltd Charge indicating camera-system for vehicle

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS447625Y1 (en) * 1965-09-29 1969-03-24
JPS5515363A (en) * 1978-07-19 1980-02-02 Matsushita Electric Ind Co Ltd Charge indicating camera-system for vehicle

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018159676A (en) * 2017-03-23 2018-10-11 セイコーエプソン株式会社 Electronic circuit and electronic timepiece

Similar Documents

Publication Publication Date Title
ES483422A1 (en) Power supply circuit for a data processor.
JPS5480041A (en) Decoder circuit using power switch
JPS5345939A (en) Ram circuit
GB2333003A (en) Method and apparatus for controlling exposure of a CMOS sensor array
JPS5625290A (en) Semiconductor circuit
JPS57111120A (en) Reset pulse generator
EP0144836A3 (en) Address transition pulse circuit
JPS57139686A (en) Initializing circuit of electronic clock
KR910005570A (en) Programmable Subframe PWM Circuit
JPS5730193A (en) Semiconductor storage device
JPS5415620A (en) Buffer memory unit
JPS5625291A (en) Semiconductor circuit
JPS5760584A (en) Memory circuit
JPS5572248A (en) Function discrimination system for lsi
JPS6466896A (en) Semiconductor memory
JPS5719821A (en) Clearing circuit of random access memory
JPS5524609A (en) Power source of electronic element
JPS527752A (en) Display drive circuit
JPS5568739A (en) Preset circuit
JPS52106650A (en) Clock pulse generating circuit
JPS5220759A (en) Timer
JPS53132227A (en) Output unit for video data
JPS5563786A (en) Logic slow/fast circuit in electronic watch
JPS56152310A (en) Oscillating circuit
JPS56114439A (en) Invertor circuit