JPS57124953A - Signal transmission device - Google Patents

Signal transmission device

Info

Publication number
JPS57124953A
JPS57124953A JP1045681A JP1045681A JPS57124953A JP S57124953 A JPS57124953 A JP S57124953A JP 1045681 A JP1045681 A JP 1045681A JP 1045681 A JP1045681 A JP 1045681A JP S57124953 A JPS57124953 A JP S57124953A
Authority
JP
Japan
Prior art keywords
terminal
signal
counter
pulse
reception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1045681A
Other languages
Japanese (ja)
Inventor
Yoshihiko Saruwatari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1045681A priority Critical patent/JPS57124953A/en
Publication of JPS57124953A publication Critical patent/JPS57124953A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To achieve a reception circuit which is not malfunctioned with noise, by converting a reception level signal into a pulse signal so that a reception output is produced when this pulse signal is counted for a prescribed number. CONSTITUTION:When a positive voltage is applied to a terminal 1 and a zero voltage level signal is given to a terminal 2, a sampling signal from a sampling pulse generator 5 is applied to gate circuit 3, 4, a counter 6 starts addition and applies a set signal to a set terminal of a flip-flop 10 when the prescribed number is counted. Thus, a reception output of logic ''1'' is obtained at an output terminal 11. In this case, if a terminal 2 changes to a positive potential level due to noise, a pulse is outputted from the gate 4 and applied to a counter 7 and a gate 8. The counter 7 is incremented by +1 and the counter 6 is set to the initial value. Thus, the counters 6, 7 repeat the addition of +1 and the initial set alternately by the pulse from the gates 3, 4, the flip-flop circuit 10 is subject to no change, and the output terminal 11 is kept at a positive level.
JP1045681A 1981-01-27 1981-01-27 Signal transmission device Pending JPS57124953A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1045681A JPS57124953A (en) 1981-01-27 1981-01-27 Signal transmission device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1045681A JPS57124953A (en) 1981-01-27 1981-01-27 Signal transmission device

Publications (1)

Publication Number Publication Date
JPS57124953A true JPS57124953A (en) 1982-08-04

Family

ID=11750639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1045681A Pending JPS57124953A (en) 1981-01-27 1981-01-27 Signal transmission device

Country Status (1)

Country Link
JP (1) JPS57124953A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60124153U (en) * 1984-01-31 1985-08-21 パイオニア株式会社 Data signal reading device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60124153U (en) * 1984-01-31 1985-08-21 パイオニア株式会社 Data signal reading device
JPH0326700Y2 (en) * 1984-01-31 1991-06-10

Similar Documents

Publication Publication Date Title
GB1090047A (en) Improvements in or relating to integrating analog-to-digital converter
IE820103L (en) Arbiter circuit
EP0048638A3 (en) Maximum frequency limiter
JPS57124953A (en) Signal transmission device
JPS55123239A (en) Programmable divider
JPS56145363A (en) Frequency-voltage converter
JPS56107191A (en) Time interval measurement device
SU612414A1 (en) Frequency divider
JPS5530213A (en) Signal converter
JPS57149979A (en) Single channel frequency meter
JPS57152725A (en) Discriminating circuit for signal pulse width
SU423094A1 (en) DIGITAL MEASUREMENT OF DURATION OF PERIODIC PULSES
JPS55147821A (en) Digital filter
SU374722A1 (en) DEVICE FOR FORA PULSE FOR PULSES WITH DISCRETE FREQUENCY MEASUREMENT
JPS5787232A (en) Input signal reading circuit
JPS551703A (en) Programmable pulse generator
SU1277351A1 (en) Pulse repetition frequency multiplier
RU2019033C1 (en) Binary-to-binary-decimal code converter
SU535749A2 (en) The device tolerance control time intervals
JPS5644939A (en) N-fold arithmetic circuit
JPS51114970A (en) Potential dividing method and potential divider
JPS529364A (en) Counter circuit
JPS57133729A (en) Ternary ring counter
UA13574A1 (en) Estimator for filling radio pulses frequency
JPS5787627A (en) Exclusive or circuit and exclusive nor circuit for display body driving circuit