JPS5644939A - N-fold arithmetic circuit - Google Patents
N-fold arithmetic circuitInfo
- Publication number
- JPS5644939A JPS5644939A JP12063279A JP12063279A JPS5644939A JP S5644939 A JPS5644939 A JP S5644939A JP 12063279 A JP12063279 A JP 12063279A JP 12063279 A JP12063279 A JP 12063279A JP S5644939 A JPS5644939 A JP S5644939A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- circuits
- input
- counter circuits
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE: To obtain an N-fold operation output, by substituting arithmetic input data with a pulse train and by repeating this operation N times to count pulses.
CONSTITUTION: Flip-flop 8 is set by a start pulse to open gate circuit G, and the pulse signal is input to counter circuits 1aW1c and 2aW2c, and counting is started. Input arithmetic data is converted to a pulse train by counter circuits 1aW1c and comparing circuits 3aW3c, and this operation is repeated N times by counter circuits 4a and 4b and comparing circuits 5a and 5b. Gate circuit G is closed to inhibit the pulse output by resetting flip-flop circuit 8 by coincidence output (b) of comparing circuits 5a and 5b. At this time, pulse trains counted by counter circuits 2aW2c become a value obtained by multiplying input operation data by N.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12063279A JPS5644939A (en) | 1979-09-21 | 1979-09-21 | N-fold arithmetic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12063279A JPS5644939A (en) | 1979-09-21 | 1979-09-21 | N-fold arithmetic circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5644939A true JPS5644939A (en) | 1981-04-24 |
Family
ID=14791020
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12063279A Pending JPS5644939A (en) | 1979-09-21 | 1979-09-21 | N-fold arithmetic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5644939A (en) |
-
1979
- 1979-09-21 JP JP12063279A patent/JPS5644939A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS53149076A (en) | Digital frequency detecting circuit | |
| JPS57192876A (en) | Measuring device for average frequency | |
| JPS55123239A (en) | Programmable divider | |
| JPS5644939A (en) | N-fold arithmetic circuit | |
| JPS5428669A (en) | Noise measuring circuit | |
| JPS56145363A (en) | Frequency-voltage converter | |
| JPS55124327A (en) | Digital-analog converting circuit | |
| JPS5463871A (en) | Mean time interval metering circuit | |
| JPS5580014A (en) | Electronic integrating meter inspecting device | |
| JPS5426772A (en) | Operational system | |
| JPS5754432A (en) | Count data input circuit | |
| JPS551703A (en) | Programmable pulse generator | |
| JPS56138330A (en) | Noise rejector for constant input judgement | |
| JPS5614960A (en) | Duty ratio calculator | |
| JPS56107191A (en) | Time interval measurement device | |
| JPS55676A (en) | Pulse delay circuit | |
| JPS5561865A (en) | Information processor | |
| JPS52134475A (en) | Frequency/voltage conversion circuit | |
| JPS5787623A (en) | A-d converter | |
| JPS5589783A (en) | Discrimination circuit for time casting signal | |
| JPS5516208A (en) | Digital counting rate meter | |
| JPS55126863A (en) | Frequency measuring method | |
| JPS5635065A (en) | Measuring unit of threshold value | |
| JPS57124953A (en) | Signal transmission device | |
| JPS52138167A (en) | Frequency discrimination device |