JPS57117001A - Control device - Google Patents

Control device

Info

Publication number
JPS57117001A
JPS57117001A JP283781A JP283781A JPS57117001A JP S57117001 A JPS57117001 A JP S57117001A JP 283781 A JP283781 A JP 283781A JP 283781 A JP283781 A JP 283781A JP S57117001 A JPS57117001 A JP S57117001A
Authority
JP
Japan
Prior art keywords
area
contents
changed
ram
constituted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP283781A
Other languages
Japanese (ja)
Inventor
Satoshi Kuroda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP283781A priority Critical patent/JPS57117001A/en
Publication of JPS57117001A publication Critical patent/JPS57117001A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Abstract

PURPOSE:To change the contents of a memory in an on-line state, by providing a fixed area of PROM, a storage area and a setting area of RAM, and a half- fixed area of a nonvolatile RAM, and transferring the changed contents of the setting area to the half-fixed area. CONSTITUTION:A fixed area 71 constituted of a PROM, a storage area 72 constituted of an RAM, for storing a data information required for a program, a setting area 73 constituted of an RAM, for storing a table, etc., and a semifixed area 73 constituted of a nonvolatile RAM, for saving the same contents as those of the area 73 are provided on a memory area 7 of a control device 8 using an MPU. In case when contents of the area 73 are changed, a data changing signal 81 is applied to a control device, only a function of an updating program in the area 71 is stopped, a data in the area 73 is changed in an operating state, and the changed contents are confirmed. If necessary, the contents are returned to the original state before updating by releasing the signal 81. Also, the changed part is used as a subsequent data by applying a data fixing signal 82 and transferring the contents of the area 73 to the area 74.
JP283781A 1981-01-12 1981-01-12 Control device Pending JPS57117001A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP283781A JPS57117001A (en) 1981-01-12 1981-01-12 Control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP283781A JPS57117001A (en) 1981-01-12 1981-01-12 Control device

Publications (1)

Publication Number Publication Date
JPS57117001A true JPS57117001A (en) 1982-07-21

Family

ID=11540521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP283781A Pending JPS57117001A (en) 1981-01-12 1981-01-12 Control device

Country Status (1)

Country Link
JP (1) JPS57117001A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59114602A (en) * 1982-12-22 1984-07-02 Toshiba Corp Programmable controller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59114602A (en) * 1982-12-22 1984-07-02 Toshiba Corp Programmable controller
JPH0410081B2 (en) * 1982-12-22 1992-02-24

Similar Documents

Publication Publication Date Title
ES486103A1 (en) Data processing system having an integrated stack and register machine architecture.
JPS57117001A (en) Control device
JPS5528644A (en) Memory unit
JPS5730170A (en) Buffer memory control system
JPS5379449A (en) Erasing system of input/output information
JPS57188747A (en) Characteristic regulator for electronic control engine
JPS56108154A (en) Microprogram debug system
JPS5464277A (en) Sequence controller
JPS54142943A (en) Memory writing system
JPS57147746A (en) Communication control device
JPS57100547A (en) Log-out control system
JPS53138240A (en) Data input control system
JPS52125240A (en) Data arrangement control system
JPS56121152A (en) Monitor system of computer program
JPS57120284A (en) High-speed buffer memory control system
JPS56135252A (en) Computer system for process control
JPS57190439A (en) Multi-concentrating/allotting device
JPS54145448A (en) Input-output control ststem
JPS5361236A (en) Memory access control system
MALINOWSKI et al. Simplification of models of linear systems using the continued fractions method and application of simplified models
JPS5498125A (en) Control storage unit of computer
JPS51127637A (en) Information processing device under micro program control system
JPS57207967A (en) Magnetic tape controller having information updating function
JPS54152440A (en) Microprogram controller
JPS647369A (en) Data processing device