JPS57111716A - Input and output artificial system - Google Patents

Input and output artificial system

Info

Publication number
JPS57111716A
JPS57111716A JP55187333A JP18733380A JPS57111716A JP S57111716 A JPS57111716 A JP S57111716A JP 55187333 A JP55187333 A JP 55187333A JP 18733380 A JP18733380 A JP 18733380A JP S57111716 A JPS57111716 A JP S57111716A
Authority
JP
Japan
Prior art keywords
input
output
data blocks
control part
output devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55187333A
Other languages
Japanese (ja)
Inventor
Masahiro Toyama
Masahiro Ito
Tsutomu Imamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55187333A priority Critical patent/JPS57111716A/en
Publication of JPS57111716A publication Critical patent/JPS57111716A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE:To make input/output devices unnecessary and perform the input/ output control operation only by installing a data block to obtain a superior effect in the processing operation test, the debug test, etc. of the exchange system, by substituting the input/output control part with an input/output artificial control part. CONSTITUTION:Operations of input/output devices are made into data blocks, and data blocks 11-11n are stored in a storage device A as input/output information, and an input/output control part 31 is started by a processing device 30 to give operation instructions to input/output devices, and response from input/ output devices is read. This input/output control part 31 is substituted with an input/output artificial control part 20, and operations of input/output devices are read out from data blocks 11-11n, and input/output information from read data blocks 11-11n are inputted to a processing part 36. Thus, various processings are executed in the processing part 36 to make the input/output control operation possible only by installing data blocks 11-11n.
JP55187333A 1980-12-29 1980-12-29 Input and output artificial system Pending JPS57111716A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55187333A JPS57111716A (en) 1980-12-29 1980-12-29 Input and output artificial system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55187333A JPS57111716A (en) 1980-12-29 1980-12-29 Input and output artificial system

Publications (1)

Publication Number Publication Date
JPS57111716A true JPS57111716A (en) 1982-07-12

Family

ID=16204159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55187333A Pending JPS57111716A (en) 1980-12-29 1980-12-29 Input and output artificial system

Country Status (1)

Country Link
JP (1) JPS57111716A (en)

Similar Documents

Publication Publication Date Title
ES486103A1 (en) Data processing system having an integrated stack and register machine architecture.
JPS52122786A (en) Sequence controlling system
JPS56166614A (en) Mixing console
JPS57103549A (en) Computer system
JPS57111716A (en) Input and output artificial system
JPS52147287A (en) Process control equipment
JPS56159703A (en) Arithmetic system for optimum value of pid control parameter
JPS56127255A (en) Automatic operating device
JPS54145447A (en) Input-output control system
JPS5635067A (en) Test system for input and output unit
JPS55157055A (en) Disc cash control unit
JPS5733472A (en) Memory access control system
JPS5771054A (en) Microprogram controller
JPS5363941A (en) Input/output system
JPS5764810A (en) Production and control system of working program for sequence controller
JPS5478643A (en) Read/write processing method for input/output device
JPS56149607A (en) Arithmetic controller
JPS52125240A (en) Data arrangement control system
JPS53139442A (en) Data input process control system
JPS54121630A (en) Inter-unit interface system
JPS5730020A (en) Memory address controlling system
JPS5794849A (en) Microprogram controller
JPS5373934A (en) Data exchange control system
JPS57162044A (en) Diagnostic dictionary generating method
JPS57101932A (en) Data processing system