JPS5684079A - Vertical synchronizing circuit - Google Patents
Vertical synchronizing circuitInfo
- Publication number
- JPS5684079A JPS5684079A JP16119979A JP16119979A JPS5684079A JP S5684079 A JPS5684079 A JP S5684079A JP 16119979 A JP16119979 A JP 16119979A JP 16119979 A JP16119979 A JP 16119979A JP S5684079 A JPS5684079 A JP S5684079A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- circuit
- signal
- supplied
- synchronizing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/91—Television signal processing therefor
- H04N5/93—Regeneration of the television signal or of selected parts thereof
- H04N5/932—Regeneration of analogue synchronisation signals
Abstract
PURPOSE:To make it possible to obtain a synchronizing pulse synchronizing with a synchronizing signal varying in vertical period even when this is inputted, by generating a false vertical synchronizing signal by providing a pulse generating circuit. CONSTITUTION:Vertical synchronizing signal VD separated from a reproduced video signal is supplied via AND gate circuit 10 to FF circuit 21, whose output pulse is supplied as a gate pulse to AND gate circuit 22 and clock pulse Cp gated is counted by counter 23. Then, FF circuit 40 is reset by pulse Pa obtained here to inhibit the input of signal VD. Consequently, pulse Pa synchronizing with only signal VD artificially inserted by gate pulse Pb can be obtained. Pulse pa is supplied to FF circuit 31 to generate pulse Pc of width determined on the basis of the maximum varying width of signal VD and this pulse is supplied to counter 33 to obtain pulses Pd and Pe, which are supplied via circuit 51 to FF circuit 52. Then, pulse Pf is generated there and supplied to counter 54, so that clock pulse Cp will be controlled.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16119979A JPS5684079A (en) | 1979-12-12 | 1979-12-12 | Vertical synchronizing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16119979A JPS5684079A (en) | 1979-12-12 | 1979-12-12 | Vertical synchronizing circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5684079A true JPS5684079A (en) | 1981-07-09 |
JPS648956B2 JPS648956B2 (en) | 1989-02-15 |
Family
ID=15730464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16119979A Granted JPS5684079A (en) | 1979-12-12 | 1979-12-12 | Vertical synchronizing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5684079A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6292685A (en) * | 1985-10-18 | 1987-04-28 | Matsushita Electric Ind Co Ltd | Video signal processor |
-
1979
- 1979-12-12 JP JP16119979A patent/JPS5684079A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6292685A (en) * | 1985-10-18 | 1987-04-28 | Matsushita Electric Ind Co Ltd | Video signal processor |
Also Published As
Publication number | Publication date |
---|---|
JPS648956B2 (en) | 1989-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5586281A (en) | Synchronizing signal generator on pal system | |
JPS5684079A (en) | Vertical synchronizing circuit | |
GB1274402A (en) | Improvements in or relating to devices for measuring the duration of an electrical pulse | |
GB1335764A (en) | Method and apparatus for reducing noise in a transmitted signal | |
JPS5362908A (en) | Bit clock reproducer | |
JPS56104577A (en) | Field distinction circuit | |
GB1205240A (en) | Improvements in and relating to electrical circuit arrangements | |
JPS57106277A (en) | Counter device | |
JPS55164981A (en) | Read-in unit | |
JPS5412664A (en) | Pulse generating system | |
GB1176556A (en) | Improvements in Digital Differentiators | |
JPS5426772A (en) | Operational system | |
JPS56117428A (en) | Counter device | |
JPS54108524A (en) | Color synchronizer of beam index type picture receiver | |
JPS5577016A (en) | Synchronizing signal reproducing circuit of acoustic device | |
JPS54153975A (en) | Control signal putting-out method | |
JPS5523633A (en) | Burst gate pulse generation circuit | |
SU523536A1 (en) | Marker playback device | |
JPS55162680A (en) | Gate pulse generator | |
JPS55127755A (en) | Digital tone signal detector | |
JPS5780885A (en) | Television receiver | |
JPS5439531A (en) | Input and output port circuit | |
JPS56103996A (en) | Pulse generating circuit | |
JPS56153864A (en) | Pn generator commonly used as frame counter | |
JPS5527774A (en) | Synchronous signal isolator device |