JPS5684070A - Memory device for facsimile - Google Patents
Memory device for facsimileInfo
- Publication number
- JPS5684070A JPS5684070A JP16031879A JP16031879A JPS5684070A JP S5684070 A JPS5684070 A JP S5684070A JP 16031879 A JP16031879 A JP 16031879A JP 16031879 A JP16031879 A JP 16031879A JP S5684070 A JPS5684070 A JP S5684070A
- Authority
- JP
- Japan
- Prior art keywords
- pages
- memory
- input
- area
- unused
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/32—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device
- H04N1/32358—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device using picture signal storage, e.g. at transmitter
- H04N1/32363—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device using picture signal storage, e.g. at transmitter at the transmitter or at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N2201/00—Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
- H04N2201/32—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device
- H04N2201/3285—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device using picture signal storage, e.g. at transmitter
- H04N2201/3288—Storage of two or more complete document pages or image frames
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N2201/00—Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
- H04N2201/32—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device
- H04N2201/3285—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device using picture signal storage, e.g. at transmitter
- H04N2201/3298—Checking or indicating the storage space
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Storing Facsimile Image Data (AREA)
Abstract
PURPOSE:To improve the efficiency of utilization of a memory device when picture data are inputted with its memory area equally divided into more than one page, by counting unused pages of the area and by comparing the number of those pages with that of pages required for one original. CONSTITUTION:Picture data VD is inputted to and outputted from memory 3a via input and output ports 11-14, which are controlled by port control circuits 15-18 and the order of all pages and the start and stop of circuits 15-18 are controlled by CPU22. Further, CPU22 is put into operation under the command of system controller 10. In memory control part 3b, a memory information table is arranged and in this table, one-bit flags correspond to respective pages of the memory area equally divided into N pages. When an input request is sent to memory 3, the number of unused pages in this table is counted and compared with the number (n) of required pages; when the number is enough, the memory area is secured and when not, it is judged that input operation is impossible. After the input operation, flags of unused pages among pages secured as the input area are reset.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16031879A JPS5684070A (en) | 1979-12-12 | 1979-12-12 | Memory device for facsimile |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16031879A JPS5684070A (en) | 1979-12-12 | 1979-12-12 | Memory device for facsimile |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5684070A true JPS5684070A (en) | 1981-07-09 |
Family
ID=15712353
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16031879A Pending JPS5684070A (en) | 1979-12-12 | 1979-12-12 | Memory device for facsimile |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5684070A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5951654A (en) * | 1982-09-18 | 1984-03-26 | Hitachi Ltd | Multipage processing system of storage type multiple address device linked to facsimile device |
-
1979
- 1979-12-12 JP JP16031879A patent/JPS5684070A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5951654A (en) * | 1982-09-18 | 1984-03-26 | Hitachi Ltd | Multipage processing system of storage type multiple address device linked to facsimile device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES486103A1 (en) | Data processing system having an integrated stack and register machine architecture. | |
JPS57117027A (en) | Signal sending and receiving circuit | |
KR910010330A (en) | Parallel port with direct memory access capacity | |
JPS56166614A (en) | Mixing console | |
JPS5684070A (en) | Memory device for facsimile | |
JPS5684068A (en) | Memory device for facsimile | |
JPS54156433A (en) | Buffer memory control system | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5720831A (en) | Local burst transfer controlling system | |
JPS56146344A (en) | Terminal control device | |
KR850003591A (en) | Horizontal smooth scrolling system and method | |
JPS5489455A (en) | Control system | |
JPS5684069A (en) | Memory device for facsimile | |
JPS56143583A (en) | Buffer memory control system | |
JPS57105019A (en) | Data transfer controlling system | |
JPS5525153A (en) | Information processing system | |
JPS5671153A (en) | Data processing device | |
JPS56114026A (en) | Data processor | |
JPS56100586A (en) | Ipl system in decentralized processing electronic exchanger | |
JPS5543615A (en) | Multiple channel control system | |
JPS56129473A (en) | Facsimile device with memory device | |
JPS6477546A (en) | Page printer | |
JPS554037A (en) | Copying system | |
JPS564826A (en) | Electronic computer | |
GB1547628A (en) | Data processing systems |