JPS5678254A - Transmission system for digital code - Google Patents
Transmission system for digital codeInfo
- Publication number
- JPS5678254A JPS5678254A JP14298279A JP14298279A JPS5678254A JP S5678254 A JPS5678254 A JP S5678254A JP 14298279 A JP14298279 A JP 14298279A JP 14298279 A JP14298279 A JP 14298279A JP S5678254 A JPS5678254 A JP S5678254A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frame
- intervals
- display unit
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
PURPOSE:To obtain a correct signal output even in interruption reception from the middle of a telegraphic message by sending a signal with start and stop signals, added at intervals of one frame, from a transmission side and by correcting frame display unit at a reception side. CONSTITUTION:At a reception side, error correction code adding device 2 adds a parity code to an input signal at intervals of one word and start and stop codes at intervals of one frame for interleaving 3, and synchronizing signal generation part 5 performs transmission by adding a synchronizing signal. At a reception side, the transmitted signal is demodulated 12 and the synchronizing signal is detected 18; after de-interleaving 15, error correction 16 is made and the obtained signal is outputted. Further, a frame-by-frame signal is differentiated and compared with a reference clock to detect 21 and 22 phase advance and delay, and the phase of clock CLK24 is adjusted to generate a set pulse and sample pulse. Furthermore, the demodulated signal is converted 13 into a parallel-bit signal, which is displayed on display unit 25 by way of buffer 14. Over a look at the lighting states of lamps of display unit 25, the phase of CLK24 is adjusted so as to perform frame synchronization.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14298279A JPS5837737B2 (en) | 1979-11-05 | 1979-11-05 | Digital code transmission method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14298279A JPS5837737B2 (en) | 1979-11-05 | 1979-11-05 | Digital code transmission method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5678254A true JPS5678254A (en) | 1981-06-27 |
JPS5837737B2 JPS5837737B2 (en) | 1983-08-18 |
Family
ID=15328169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14298279A Expired JPS5837737B2 (en) | 1979-11-05 | 1979-11-05 | Digital code transmission method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5837737B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003021453A2 (en) * | 2001-08-29 | 2003-03-13 | Analog Devices, Inc. | Generic serial port architecture and system |
-
1979
- 1979-11-05 JP JP14298279A patent/JPS5837737B2/en not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003021453A2 (en) * | 2001-08-29 | 2003-03-13 | Analog Devices, Inc. | Generic serial port architecture and system |
WO2003021453A3 (en) * | 2001-08-29 | 2004-03-18 | Analog Devices Inc | Generic serial port architecture and system |
US7114093B2 (en) | 2001-08-29 | 2006-09-26 | Analog Devices, Inc. | Generic architecture and system for a programmable serial port having a shift register and state machine therein |
Also Published As
Publication number | Publication date |
---|---|
JPS5837737B2 (en) | 1983-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960706230A (en) | Satellite receiver code rate switching apparatus | |
JPS53124906A (en) | Transmitting method for digital signal | |
JPS5678254A (en) | Transmission system for digital code | |
NO904858L (en) | PROCEDURE FOR FAST RECEIVER SYNCHRONIZATION UNDER THE USE OF ENFUL CORRECTIVE CODING. | |
KR200152557Y1 (en) | Synchronous signal detecting circuit of transfer system | |
JPS5421210A (en) | Correction unit for pulse code modulation signal | |
JPS5412207A (en) | Signal transmission system | |
JPS5412866A (en) | Digital display type electronic watch | |
JPS5327313A (en) | Synthesizer for video signal | |
JPS61225940A (en) | Frame synchronization system | |
JPS6443790A (en) | Timepiece | |
JPS52142403A (en) | Signal synchronous system | |
EP0200274A3 (en) | Method and circuit for the phase synchronization of a regenerated reception pulse | |
JPS54158811A (en) | Frame synchronizer | |
JPS61225941A (en) | Word synchronizing system | |
JPS5476033A (en) | Interruption method for high-level data transmission control system | |
JPS53105905A (en) | Signal converting device | |
TW331054B (en) | The method and apparatus for generating non-singular periodical cyclic wave | |
JPS5457848A (en) | Detecting correction system for block error | |
JPS53130913A (en) | Multiplex transmission unit | |
JPS53118948A (en) | Synchronizing unit | |
JPS54146502A (en) | Selective calling device | |
JPS5443405A (en) | Digital radio communication system | |
JPS6449340A (en) | Transmitting path encoding circuit | |
JPS63169144A (en) | Frame synchronizing method |