JPS5676851A - Doubling operation system - Google Patents
Doubling operation systemInfo
- Publication number
- JPS5676851A JPS5676851A JP15341479A JP15341479A JPS5676851A JP S5676851 A JPS5676851 A JP S5676851A JP 15341479 A JP15341479 A JP 15341479A JP 15341479 A JP15341479 A JP 15341479A JP S5676851 A JPS5676851 A JP S5676851A
- Authority
- JP
- Japan
- Prior art keywords
- information
- stand
- cpu
- main memory
- fault
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Hardware Redundancy (AREA)
Abstract
PURPOSE: To ensure a continuation of the information process even when a fault occurs for the information process system which possesses the stand-by system and then performs a doubling operation, by storing the same information into the stand- by main memory device in case the using CPU stores the information into the using main memory device.
CONSTITUTION: The process information is stored into the main memory device MM20 while the CPU20 is processing the information and via the access control unit ACU. The unit ACU stores the information received from the CPU20 not only into the device MM20 but into the stand-by main memory unit MM21. Here if a fault occurs to the using system, the CPU21 receives the information of the fault occurrence takes over the information process from the using system. In this case, the information same as that stored in the MM20 until the fault occurrence is already stored into the MM21. Accordingly, the stand-by system can take over and continue the execution of information process which was discontinued when the fault occured.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15341479A JPS5676851A (en) | 1979-11-27 | 1979-11-27 | Doubling operation system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15341479A JPS5676851A (en) | 1979-11-27 | 1979-11-27 | Doubling operation system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5676851A true JPS5676851A (en) | 1981-06-24 |
Family
ID=15561963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15341479A Pending JPS5676851A (en) | 1979-11-27 | 1979-11-27 | Doubling operation system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5676851A (en) |
-
1979
- 1979-11-27 JP JP15341479A patent/JPS5676851A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5436138A (en) | Direct memory access system | |
JPS5676851A (en) | Doubling operation system | |
JPS5334442A (en) | Multi-processor system | |
JPS5416957A (en) | Computer system for process control | |
JPS53148924A (en) | Process information display system | |
JPS5591034A (en) | Fault detection system | |
JPS55110340A (en) | Data processing system | |
JPS553011A (en) | Error processing system for sequence control unit | |
JPS5696346A (en) | Supervisory and control system of multisystem | |
JPS54121623A (en) | Auxiliary bank switching system for main memory unit | |
JPS5518718A (en) | Interruption system for specific program | |
JPS5545169A (en) | Memory unit | |
JPS5311549A (en) | Debugging unit for software | |
JPS51137333A (en) | A control system for buffer memory unit at a fault | |
JPS52122437A (en) | Memory unit | |
JPS5525820A (en) | Buffer memory device | |
JPS5388545A (en) | Processing system for vector order | |
JPS5510659A (en) | Data processor | |
JPS5644179A (en) | Processing system by hierarchical memory | |
JPS5389632A (en) | Backup system of auxiliary memory unit | |
JPS5696354A (en) | Parallel system of computer | |
JPS55140953A (en) | Abnormal operation detecting system for computer system | |
JPS5311543A (en) | Interruption process control system at vector operation order processing time | |
JPS51127637A (en) | Information processing device under micro program control system | |
JPS5597655A (en) | Memory access system |