JPS5668043A - Asynchronous full duplex signal transmitter - Google Patents
Asynchronous full duplex signal transmitterInfo
- Publication number
- JPS5668043A JPS5668043A JP14328779A JP14328779A JPS5668043A JP S5668043 A JPS5668043 A JP S5668043A JP 14328779 A JP14328779 A JP 14328779A JP 14328779 A JP14328779 A JP 14328779A JP S5668043 A JPS5668043 A JP S5668043A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- buffer
- output
- data
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
- G06F13/4269—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a handshaking protocol, e.g. Centronics connection
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bidirectional Digital Transmission (AREA)
- Selective Calling Equipment (AREA)
Abstract
PURPOSE:To use a transmitter for any of a computer, sequence controller and relay board by performing duplex signal transmission asynchronously and simultaneously between a process controller and the outside. CONSTITUTION:With the output instruction of arithmetic controller 20, data from memory 21 is set in digital output circuit 23. Simultaneously, circuit 23 outputs an output ready signal to output-ready receiving circuit 26, which opens the gate of output buffer 27 to transfer the data in circuit 23 to buffer 27. The data in buffer is converted 28 into a serial signal, which is outputted to cable 39 via F/M modulator 37. The signal supplied to F/M demodulator 38 via cable 40, on the other hand, is demodulated 38 and then converted into a parallel signal, which while set in input buffer 31, is checked by error check circuit 33 in terms of the existence of a transfer error. The data, when set in buffer 31, is transferred to digital input circuit 24 and written in memory 21 by the instruction of controller 20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14328779A JPS5668043A (en) | 1979-11-07 | 1979-11-07 | Asynchronous full duplex signal transmitter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14328779A JPS5668043A (en) | 1979-11-07 | 1979-11-07 | Asynchronous full duplex signal transmitter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5668043A true JPS5668043A (en) | 1981-06-08 |
Family
ID=15335212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14328779A Pending JPS5668043A (en) | 1979-11-07 | 1979-11-07 | Asynchronous full duplex signal transmitter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5668043A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6213956A (en) * | 1985-07-11 | 1987-01-22 | Sekisui Chem Co Ltd | Remote control system for hot-water supplier |
JPH05236250A (en) * | 1992-07-29 | 1993-09-10 | Canon Inc | Picture communication equipment |
-
1979
- 1979-11-07 JP JP14328779A patent/JPS5668043A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6213956A (en) * | 1985-07-11 | 1987-01-22 | Sekisui Chem Co Ltd | Remote control system for hot-water supplier |
JPH05236250A (en) * | 1992-07-29 | 1993-09-10 | Canon Inc | Picture communication equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5668859A (en) | Communication system between computer systems | |
EP0115454A3 (en) | Bus for data processing system with fault cycle operation | |
JPS5698051A (en) | Signal transmitting device of lsi component | |
JPS5668043A (en) | Asynchronous full duplex signal transmitter | |
JPS5750007A (en) | Numeric controller | |
JPS5771035A (en) | Input and output equipment for microcomputer | |
JPS5694596A (en) | Memory control system | |
JPS5696552A (en) | Erastic storage | |
JPS56119559A (en) | Communication control device | |
JPS5745639A (en) | Data transfer control system | |
JPS5783945A (en) | Information transmitter | |
JPS5710844A (en) | Control device of compound computer | |
JPS56118132A (en) | Dma data transferring system | |
JPS54140439A (en) | Composite computer device | |
JPS5523550A (en) | Interface system | |
JPS6412328A (en) | Interface for printer | |
JPS5717073A (en) | Picture data processing system | |
JPS5759233A (en) | Signal transmitting circuit | |
JPS57117035A (en) | Data transfer device of asynchronous device | |
JPS56118164A (en) | Processor of video information | |
JPS5586237A (en) | Bit rate conversion system | |
JPS56168262A (en) | Data transmission system for remote place | |
JPS5750046A (en) | Data transmission system | |
JPS5465444A (en) | Process input/output system | |
JPS5534744A (en) | Data transfer system |