JPS5652937A - Control system of pll device - Google Patents
Control system of pll deviceInfo
- Publication number
- JPS5652937A JPS5652937A JP12852379A JP12852379A JPS5652937A JP S5652937 A JPS5652937 A JP S5652937A JP 12852379 A JP12852379 A JP 12852379A JP 12852379 A JP12852379 A JP 12852379A JP S5652937 A JPS5652937 A JP S5652937A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- contents
- binary
- case
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J5/00—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner
- H03J5/02—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner with variable tuning element having a number of predetermined settings and adjustable to a desired one of these settings
- H03J5/0245—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form
- H03J5/0272—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
PURPOSE:To easily correct the offset by decoding and displaying the contents of the BCD counter in case the binary U/D counter for controlling the dividing number of the programmable divider has conformed with the contents of the binary counter. CONSTITUTION:In case IF in FM is -10.7MHz, when the receiving frequency is 76MHz, the local oscillation frequency is 65.3MHz and the frequency dividing number of the programmable divider 14 of the PLL device is 653. It is made 654 by adding +1 at the time of rise of a clock pulse CL2 for channel selection by the binary U/D counter 10 for controlling the said dividing number. The clock pulse CL1 is counted by the offset counter 21 and the BCD counter 23, and when the counter 21 has counted the offset portion 107, the binary counter 20 starts counting, and the contents of the counter 23 in case the contents of the counters 20, 10 have conformed to each other and have been detected 19 becomes the value of the receiving frequency. Namely, the receiving frequency of 76.1MHz can be obtained by multiplying the sum 761 of 107 and 654 by the channel base 100kHz.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12852379A JPS5652937A (en) | 1979-10-04 | 1979-10-04 | Control system of pll device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12852379A JPS5652937A (en) | 1979-10-04 | 1979-10-04 | Control system of pll device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5652937A true JPS5652937A (en) | 1981-05-12 |
JPS6361809B2 JPS6361809B2 (en) | 1988-11-30 |
Family
ID=14986842
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12852379A Granted JPS5652937A (en) | 1979-10-04 | 1979-10-04 | Control system of pll device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5652937A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02145637A (en) * | 1988-11-29 | 1990-06-05 | Asahi Chem Ind Co Ltd | Rubber-modified styrenic resin composition having improved slidability |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52130625U (en) * | 1976-03-31 | 1977-10-04 | ||
JPS52147033A (en) * | 1976-06-01 | 1977-12-07 | Toshiba Corp | Code conversion circuit |
JPS53129513A (en) * | 1977-04-19 | 1978-11-11 | Oki Electric Ind Co Ltd | Frequency control circuit of digital-system receiver |
-
1979
- 1979-10-04 JP JP12852379A patent/JPS5652937A/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52130625U (en) * | 1976-03-31 | 1977-10-04 | ||
JPS52147033A (en) * | 1976-06-01 | 1977-12-07 | Toshiba Corp | Code conversion circuit |
JPS53129513A (en) * | 1977-04-19 | 1978-11-11 | Oki Electric Ind Co Ltd | Frequency control circuit of digital-system receiver |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02145637A (en) * | 1988-11-29 | 1990-06-05 | Asahi Chem Ind Co Ltd | Rubber-modified styrenic resin composition having improved slidability |
JPH0567660B2 (en) * | 1988-11-29 | 1993-09-27 | Asahi Chemical Ind |
Also Published As
Publication number | Publication date |
---|---|
JPS6361809B2 (en) | 1988-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2134574B1 (en) | ||
JPS5652937A (en) | Control system of pll device | |
ES483881A1 (en) | Process and arrangement for the electronic control of the input pulses of a manually rotatable pulse generator into an electronic counter | |
GB1142751A (en) | Improvements in or relating to frequency synthesisers | |
CH614833B (en) | ELECTRONIC PENDULUM WITH TIME-SETTING USING CAPACITIVE KEYS. | |
GB2051426B (en) | Digital display system setting arrangement | |
JPS5399813A (en) | Display unit for reception frequency | |
JPS5590883A (en) | Clock | |
FR2264316A1 (en) | Setting circuit for clock or calendar display - with comparator connected to pre-selector storing setting information | |
JPS55152490A (en) | Electronic timepiece | |
JPS5335466A (en) | Variable frequency oscillator circuit | |
JPS55132986A (en) | Digital alarm watch | |
JPS5539487A (en) | Receiving device | |
JPS54128374A (en) | Electronic timer apparatus | |
CH635726GA3 (en) | ||
DE3060712D1 (en) | Phase-locked oscillator circuit and system for generating a clock signal using this circuit | |
GB1449596A (en) | Electronic timepiece | |
JPS56107636A (en) | Timer circuit | |
JPS53128210A (en) | Display unit for receiving frequency | |
DAVIDSON et al. | Error correction method and apparatus for electronic timepieces[Patent] | |
JPS57208474A (en) | Measuring device for duty ratio | |
JPS57150228A (en) | Programmable counter circuit | |
JPS5796268A (en) | Electric angle display device | |
JPS5218358A (en) | Electronic watch | |
JPS5368964A (en) | Pll voltage control oscillator |