JPS5617042A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS5617042A JPS5617042A JP9253279A JP9253279A JPS5617042A JP S5617042 A JPS5617042 A JP S5617042A JP 9253279 A JP9253279 A JP 9253279A JP 9253279 A JP9253279 A JP 9253279A JP S5617042 A JPS5617042 A JP S5617042A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- psg
- film
- flat
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000203 mixture Substances 0.000 abstract 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 2
- 238000005530 etching Methods 0.000 abstract 2
- 239000011229 interlayer Substances 0.000 abstract 2
- 239000011248 coating agent Substances 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 229910052681 coesite Inorganic materials 0.000 abstract 1
- 229910052906 cristobalite Inorganic materials 0.000 abstract 1
- 239000010410 layer Substances 0.000 abstract 1
- 108010001918 pregnancy specific glycoprotein 18 Proteins 0.000 abstract 1
- 239000011347 resin Substances 0.000 abstract 1
- 229920005989 resin Polymers 0.000 abstract 1
- 239000000377 silicon dioxide Substances 0.000 abstract 1
- 235000012239 silicon dioxide Nutrition 0.000 abstract 1
- 229910052682 stishovite Inorganic materials 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
- 229910052905 tridymite Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
- H01L21/31055—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE:To prevent disconnection of wire in a semiconductor device by forming a flat resin coating on an interlaye insulating film, selecting a mixture ratio of C2F6 with O2 to etch both films at an equal speed to form the interlayer insulating film having flat surface, and eliminating the step of multilayer wiring structure. CONSTITUTION:A condition of equalizing both etching speeds of an interlayer insulating film PSG and a negative type resist by selecting the mixture ratio of C2F6 with O2 is determined for the film PSG and the resist. An SiO2 film 13 and an Al wire 14 are formed on an Si substrate 11 and a diffused layer 12, a PSG 15 is superimposed thickner than the Al wire, and the negative type resist 16 is laminated so that the surface may become flat. Mixture gas is flowed under predetermined conditions to plasma etch it and stop the etching when the surface of the film 15 becomes flat. When superimposing second wire 17 and PSG 18 thereon, there can be obtained a multilayer wiring architecture having no step at the wire.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9253279A JPS6033307B2 (en) | 1979-07-23 | 1979-07-23 | Manufacturing method of semiconductor device |
DE8080302457T DE3072040D1 (en) | 1979-07-23 | 1980-07-21 | Method of manufacturing a semiconductor device wherein first and second layers are formed |
IE150580A IE52971B1 (en) | 1979-07-23 | 1980-07-21 | Method of manufacturing a semiconductor device wherein first and second layers are formed |
EP80302457A EP0023146B1 (en) | 1979-07-23 | 1980-07-21 | Method of manufacturing a semiconductor device wherein first and second layers are formed |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9253279A JPS6033307B2 (en) | 1979-07-23 | 1979-07-23 | Manufacturing method of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5617042A true JPS5617042A (en) | 1981-02-18 |
JPS6033307B2 JPS6033307B2 (en) | 1985-08-02 |
Family
ID=14056961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9253279A Expired JPS6033307B2 (en) | 1979-07-23 | 1979-07-23 | Manufacturing method of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6033307B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58182833A (en) * | 1982-04-19 | 1983-10-25 | ミテル・コ−ポレ−シヨン | Method of flattening integrated circuit |
JPS59114824A (en) * | 1982-12-21 | 1984-07-03 | Agency Of Ind Science & Technol | Flattening method of semiconductor device |
JPS60165722A (en) * | 1984-01-30 | 1985-08-28 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Etching method |
JPS6118155A (en) * | 1984-07-04 | 1986-01-27 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
-
1979
- 1979-07-23 JP JP9253279A patent/JPS6033307B2/en not_active Expired
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58182833A (en) * | 1982-04-19 | 1983-10-25 | ミテル・コ−ポレ−シヨン | Method of flattening integrated circuit |
JPS59114824A (en) * | 1982-12-21 | 1984-07-03 | Agency Of Ind Science & Technol | Flattening method of semiconductor device |
JPH0322690B2 (en) * | 1982-12-21 | 1991-03-27 | Kogyo Gijutsuin | |
JPS60165722A (en) * | 1984-01-30 | 1985-08-28 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Etching method |
JPH0426540B2 (en) * | 1984-01-30 | 1992-05-07 | Intaanashonaru Bijinesu Mashiinzu Corp | |
JPS6118155A (en) * | 1984-07-04 | 1986-01-27 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JPH0426212B2 (en) * | 1984-07-04 | 1992-05-06 | Mitsubishi Electric Corp |
Also Published As
Publication number | Publication date |
---|---|
JPS6033307B2 (en) | 1985-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57176746A (en) | Semiconductor integrated circuit and manufacture thereof | |
JPH0226374B2 (en) | ||
JPS5617042A (en) | Manufacture of semiconductor device | |
JPS5775429A (en) | Manufacture of semiconductor device | |
JPS56146246A (en) | Manufacture of semiconductor integrated circuit | |
JPS57100731A (en) | Manufacture of semiconductor device | |
JPS56125855A (en) | Manufacture of semiconductor device | |
JPS5731156A (en) | Wiring pattern formation of integrated circuit device | |
JPS5748249A (en) | Semiconductor device | |
JPS55154750A (en) | Manufacture of semiconductor device | |
JPS54125979A (en) | Manufacture of semiconductor device | |
JPS56130925A (en) | Manufacture of semiconductor device | |
JPS561547A (en) | Semiconductor device | |
JPS57162448A (en) | Formation of multilayer wiring | |
JPS5624939A (en) | Manufacture of semiconductor device | |
JPS5718327A (en) | Production of semiconductor device | |
JPS55150254A (en) | Semiconductor device | |
JPS5568655A (en) | Manufacturing method of wiring | |
JPS5776876A (en) | Manufacture of semiconductor device | |
JPS56165339A (en) | Semiconductor device | |
JPS57106151A (en) | Semiconductor device | |
JPS5750453A (en) | Multilayer wiring method of semiconductor device | |
JPS5756948A (en) | Manufacture of semiconductor device | |
JPS5696845A (en) | Manufacture of semiconductor device | |
JPS55107243A (en) | Manufacture of semiconductor device |