JPS5616352A - Receiving circuit of cable transmission signal - Google Patents

Receiving circuit of cable transmission signal

Info

Publication number
JPS5616352A
JPS5616352A JP9234479A JP9234479A JPS5616352A JP S5616352 A JPS5616352 A JP S5616352A JP 9234479 A JP9234479 A JP 9234479A JP 9234479 A JP9234479 A JP 9234479A JP S5616352 A JPS5616352 A JP S5616352A
Authority
JP
Japan
Prior art keywords
emitter
circuit
input
input terminal
voltage drop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9234479A
Other languages
Japanese (ja)
Inventor
Shuichi Hashimoto
Shigeru Takano
Shinichiro Obara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9234479A priority Critical patent/JPS5616352A/en
Publication of JPS5616352A publication Critical patent/JPS5616352A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/20—Repeater circuits; Relay circuits
    • H04L25/24—Relay circuits using discharge tubes or semiconductor devices
    • H04L25/242—Relay circuits using discharge tubes or semiconductor devices with retiming
    • H04L25/247—Relay circuits using discharge tubes or semiconductor devices with retiming for synchronous signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To increase furthermore the in-phase component suppression ratio by inserting both the signal level shifting circuit and the clamping circuit between the output terminal of the emitter-follower circuit at the input stage and the input terminal of the emitter-coupled logic circuit. CONSTITUTION:Signal level shifting diode D1 plus signal clamping diodes D2 and D3 are inserted between the input terminal of the input-stage emitter-follower circuit to which pulses A and A' are supplied and the input terminal of the emitter-coupled logic circuit which is formed by giving an emitter coupling to transistors TR3 and TR4. Then resistances R2 and R3 are selected in order to secure Ec<Vref when the input terminal is opened as potential Ec at point C, the level of output terminal X becomes steady. The voltage drop is caused since pulse A passes through the area between the base and the emitter of TR1 as well as resistance R1. In this connection pulse A is connected to the base of TR3 via D1 to compensate the voltage drop amount of R1. At the same time, D2 is used in such way that the working of constant current source CC may not be impaired, and D3 clamps the input signals of TR3 and TR4 each.
JP9234479A 1979-07-20 1979-07-20 Receiving circuit of cable transmission signal Pending JPS5616352A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9234479A JPS5616352A (en) 1979-07-20 1979-07-20 Receiving circuit of cable transmission signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9234479A JPS5616352A (en) 1979-07-20 1979-07-20 Receiving circuit of cable transmission signal

Publications (1)

Publication Number Publication Date
JPS5616352A true JPS5616352A (en) 1981-02-17

Family

ID=14051773

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9234479A Pending JPS5616352A (en) 1979-07-20 1979-07-20 Receiving circuit of cable transmission signal

Country Status (1)

Country Link
JP (1) JPS5616352A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61175452A (en) * 1985-01-29 1986-08-07 福島　亨 High-pressure gas driving type air conditioner
JPS61186768A (en) * 1985-02-13 1986-08-20 植田　洋 Fluid driving type heat pump

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61175452A (en) * 1985-01-29 1986-08-07 福島　亨 High-pressure gas driving type air conditioner
JPS61186768A (en) * 1985-02-13 1986-08-20 植田　洋 Fluid driving type heat pump

Similar Documents

Publication Publication Date Title
JPS6462016A (en) Output buffer circuit
JPS57206113A (en) Amplifier for limiter
US4292551A (en) Optoelectronic coupling device for transmitting DC signals
SG44791A1 (en) Converter circuit
JPS5515512A (en) Constant voltage output circuit
JPS5616352A (en) Receiving circuit of cable transmission signal
JPS57188138A (en) Logical gate circuit
KR950026102A (en) Current buffer circuit with improved charge rate for the input signal
ES8603132A1 (en) Telecommunication line circuit and associated voltage converter
JPS5643808A (en) Signal converting circuit
KR890003130A (en) Voltage level converter
JPS555552A (en) Dc reproducing circuit
US5869994A (en) Level converter circuit converting input level into ECL-level against variation in power supply voltage
JPS57133725A (en) Interface circuit
JPS5776916A (en) Output circuit
SU1095372A1 (en) Device for forming standard digital signals
SU1529439A1 (en) Optronic device for galvanic isolation of circuits
RU1082284C (en) Threshold device
KR0169374B1 (en) Contrast control circuit
KR880014440A (en) Current mirror
EP0340725A3 (en) Ecl-ttl level converting circuit
JPH03147421A (en) Semiconductor integrated circuit
AU545713B2 (en) Interface arrangement
SU1223341A1 (en) Limiter
SU1525895A1 (en) Shaper of square light pulses