AU545713B2 - Interface arrangement - Google Patents
Interface arrangementInfo
- Publication number
- AU545713B2 AU545713B2 AU32821/84A AU3282184A AU545713B2 AU 545713 B2 AU545713 B2 AU 545713B2 AU 32821/84 A AU32821/84 A AU 32821/84A AU 3282184 A AU3282184 A AU 3282184A AU 545713 B2 AU545713 B2 AU 545713B2
- Authority
- AU
- Australia
- Prior art keywords
- emitter
- base
- npn transistor
- inverter
- collector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
Abstract
1. Interface circuit for digital signals having an input (1, 1'), downstream of which a first inverter (2) is connected, having a first npn transistor (5), the base of which is connected to the output of the first inverter (2), the emitter of which is connected via a first resistance (7) to a first output terminal (8), and the collector of which is connected to a connection terminal (4) for a positive supply voltage, having a first pnp transistor (6), the base of which is connected to the base of the first npn transistor (5), the collector of which is connected to earth and the emitter of which is connected to the emitter of the first npn transistor (5), having a second inverter (3), the input of which is connected to the output of the first inverter (2), having a second npn transistor (9), the base of which is connected to the output of the second inverter (3), the emitter of which is connected via a second resistance (11) to the second output terminal (12) and the collector of which is connected to the connection terminal (4), and having a second pnp transistor (10), the base of which is connected to the base of the second npn transistor (9), the collector of which is connected to earth, and the emitter of which is connected to the emitter of the second npn transistor (9).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19833332657 DE3332657A1 (en) | 1983-09-09 | 1983-09-09 | INTERFACE ARRANGEMENT |
DE3332657 | 1983-09-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
AU3282184A AU3282184A (en) | 1985-03-14 |
AU545713B2 true AU545713B2 (en) | 1985-07-25 |
Family
ID=6208700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU32821/84A Ceased AU545713B2 (en) | 1983-09-09 | 1984-09-07 | Interface arrangement |
Country Status (8)
Country | Link |
---|---|
EP (1) | EP0141159B1 (en) |
JP (1) | JPS6075151A (en) |
AT (1) | ATE43212T1 (en) |
AU (1) | AU545713B2 (en) |
BR (1) | BR8404476A (en) |
DE (2) | DE3332657A1 (en) |
GR (1) | GR80326B (en) |
NO (1) | NO843505L (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63178942U (en) * | 1987-05-08 | 1988-11-18 | ||
JPH0795774A (en) * | 1993-09-20 | 1995-04-07 | Asia Denshi Kogyo Kk | Low-noise converter |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4301383A (en) * | 1979-10-05 | 1981-11-17 | Harris Corporation | Complementary IGFET buffer with improved bipolar output |
-
1983
- 1983-09-09 DE DE19833332657 patent/DE3332657A1/en not_active Withdrawn
-
1984
- 1984-09-03 NO NO843505A patent/NO843505L/en unknown
- 1984-09-05 JP JP59184751A patent/JPS6075151A/en active Pending
- 1984-09-06 EP EP84110630A patent/EP0141159B1/en not_active Expired
- 1984-09-06 AT AT84110630T patent/ATE43212T1/en not_active IP Right Cessation
- 1984-09-06 DE DE8484110630T patent/DE3478266D1/en not_active Expired
- 1984-09-06 BR BR8404476A patent/BR8404476A/en unknown
- 1984-09-07 AU AU32821/84A patent/AU545713B2/en not_active Ceased
- 1984-09-10 GR GR80326A patent/GR80326B/en unknown
Also Published As
Publication number | Publication date |
---|---|
AU3282184A (en) | 1985-03-14 |
JPS6075151A (en) | 1985-04-27 |
NO843505L (en) | 1985-03-11 |
DE3478266D1 (en) | 1989-06-22 |
EP0141159B1 (en) | 1989-05-17 |
ATE43212T1 (en) | 1989-06-15 |
EP0141159A3 (en) | 1987-04-01 |
GR80326B (en) | 1985-01-02 |
DE3332657A1 (en) | 1985-03-28 |
EP0141159A2 (en) | 1985-05-15 |
BR8404476A (en) | 1985-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0391055A3 (en) | Output stage for an operational amplifier | |
AU545713B2 (en) | Interface arrangement | |
EP0313746A3 (en) | Ecl input circuit for cmos devices | |
EP0196883A3 (en) | Active filter circuits | |
ES8200197A1 (en) | Basic integrated transistor logic circuit and logic circuit using such a basic circuit. | |
JPS56137717A (en) | Current miller circuit | |
JPS57133725A (en) | Interface circuit | |
MY103880A (en) | Current source technology. | |
EP0181752A3 (en) | Extended range amplifier circuit | |
DE3478650D1 (en) | Electronic voltage regulator | |
JPS56103539A (en) | Output circuit | |
DK366882A (en) | CONTROLS CONNECT TO HIGH-FREQUENCY, POWER-FREE SIGNALS | |
JPS57162837A (en) | Inverter circuit | |
EP0180337A3 (en) | Buffer circuit | |
JPS57103414A (en) | Current source circuit | |
EP0340725A3 (en) | Ecl-ttl level converting circuit | |
AU570246B2 (en) | Integrated injection logic circuit | |
JPS57164606A (en) | Current mirror circuit | |
JPS6468019A (en) | Level converting circuit | |
EP0162363A3 (en) | Overload protection circuit for a complementary transistor push-pull end stage | |
JPS57204639A (en) | Output interface circuit | |
JPS57204610A (en) | Current source circuit | |
JPS5665512A (en) | Electronic circuit | |
JPS6420710A (en) | Differential amplifier circuit | |
JPS6425604A (en) | Semiconductor output circuit |