JPS56161736A - Error correcting device - Google Patents
Error correcting deviceInfo
- Publication number
- JPS56161736A JPS56161736A JP6445680A JP6445680A JPS56161736A JP S56161736 A JPS56161736 A JP S56161736A JP 6445680 A JP6445680 A JP 6445680A JP 6445680 A JP6445680 A JP 6445680A JP S56161736 A JPS56161736 A JP S56161736A
- Authority
- JP
- Japan
- Prior art keywords
- code
- error
- circuit
- error detection
- error correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To reduce the redundancy without lowering the entire error correcting ability and to increase the transmitting efficiency, by using two types of an error correction code and an error detection code for a code train, and correcting the error in the error detection code by the error correction code. CONSTITUTION:Data inputted from an input terminal 1 is separated into two code groups at a distribution circuit 2, a redundant code is added with an error correction code forming circuit 3 and an error detection code forming circuit 4, respectively and the output of the circuits 3, 4 is alternately located at a synthesis circuit 5, and after it is stored at an interleave circuit 6, it is read out in the different order and transmitted to a line 7. At the reception side, the reception data is returned to the original order at an interleave circuit 8, it is separated into two code groups at a distribution circuit 9, the code group using the error correction code is corrected at an error correction circuit 10, and the information indicating the location of error is transmitted to a burst location judging circuit 12. The code group using the error detection code detects error at an error detection circuit 11, the circuit 12 judges the location and length of the burst and corrects the bit in error in the error detection code.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6445680A JPS56161736A (en) | 1980-05-15 | 1980-05-15 | Error correcting device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6445680A JPS56161736A (en) | 1980-05-15 | 1980-05-15 | Error correcting device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56161736A true JPS56161736A (en) | 1981-12-12 |
Family
ID=13258755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6445680A Pending JPS56161736A (en) | 1980-05-15 | 1980-05-15 | Error correcting device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56161736A (en) |
-
1980
- 1980-05-15 JP JP6445680A patent/JPS56161736A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8503870A1 (en) | Method for correcting errors in digital data and system employing such method. | |
EP0114938A3 (en) | On-the-fly multibyte error correction | |
AU579050B2 (en) | Decoding device for code symbols protected by Reed-Solomon code | |
JPS57136833A (en) | Time-division multiplex data transmitting method | |
DE3269514D1 (en) | Apparatus for selectively compensating burst errors of variable length in successive data words | |
ES8203542A1 (en) | Method of error correction | |
JPS57157655A (en) | Transmitting method of digital television signal and error correcting encoder | |
JPS5735444A (en) | Pcm signal transmission method | |
DE3886330D1 (en) | Data transmission method for nested data. | |
CA2190985A1 (en) | Method and apparatus for generating, recording and transmitting an errorproduct code block having an improved check code arrangement | |
JPS5724143A (en) | Error correcting method | |
GB1290023A (en) | ||
JPS5792948A (en) | Loop data transmission system | |
JPS56161736A (en) | Error correcting device | |
JPS5381222A (en) | Digital signal transmitting system | |
EP0195421A3 (en) | System for the synchronisation of digital information signals | |
EP0595326A3 (en) | Method of correcting lost data and circuit thereof | |
JPS5725047A (en) | Error correcting method | |
ATE141453T1 (en) | DEVICE FOR RECEIVING DATA | |
JPS5765937A (en) | Split duplex interleave method | |
JPS57160240A (en) | Error controller | |
JPS56126349A (en) | Decoding method of convolutional code | |
JPH03292023A (en) | Interleave stage number variable and error correction transmission system | |
JPS5457848A (en) | Detecting correction system for block error | |
JPS57147732A (en) | Data transfer controller |