JPS56147242A - Data control device - Google Patents
Data control deviceInfo
- Publication number
- JPS56147242A JPS56147242A JP5085380A JP5085380A JPS56147242A JP S56147242 A JPS56147242 A JP S56147242A JP 5085380 A JP5085380 A JP 5085380A JP 5085380 A JP5085380 A JP 5085380A JP S56147242 A JPS56147242 A JP S56147242A
- Authority
- JP
- Japan
- Prior art keywords
- level
- instruction
- instructions
- register
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
PURPOSE:To simplify development of the program and simplify the data processing device, by providing an identification in each instruction to make it possible that upper-level and lower-level instructions are mixed in the same memory device. CONSTITUTION:Machine language 11 as upper-level instructions and micro instructions 21 as lower-level instructions stored in main memory device 4 are accessed by memory address register 1; and if identification code 10 added to each instruction indicates the upper level, the instruction is read to memory data register 2; and if identification code 10 indicates the lower level, the instruction is read by intermediate register 5, and they are processed respectively. Since the machine language and micro instructions are mixed in the same memory device in this manner, the register group where data is stored is handled directly by various programs.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5085380A JPS56147242A (en) | 1980-04-17 | 1980-04-17 | Data control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5085380A JPS56147242A (en) | 1980-04-17 | 1980-04-17 | Data control device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56147242A true JPS56147242A (en) | 1981-11-16 |
Family
ID=12870272
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5085380A Pending JPS56147242A (en) | 1980-04-17 | 1980-04-17 | Data control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56147242A (en) |
-
1980
- 1980-04-17 JP JP5085380A patent/JPS56147242A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5616243A (en) | Microaddress production system | |
JPS56147242A (en) | Data control device | |
JPS5555490A (en) | Memory control system | |
JPS5781675A (en) | Electronic tabulating computer | |
JPS55115155A (en) | One chip multi-microcomputer | |
JPS53129923A (en) | Control system for input/output device | |
JPS578851A (en) | Parallel processing system | |
JPS56149643A (en) | Selective control system of microprogram | |
JPS5730041A (en) | Control system for local memory | |
JPS5485646A (en) | Data transfer method between input and output units via microprocessor | |
JPS5439541A (en) | Data processor | |
JPS6421540A (en) | Lsi control circuit | |
JPS5785145A (en) | Address detection system | |
JPS5599653A (en) | Microprogram control system | |
JPS5696336A (en) | Processing system for multilayer level microprogram | |
JPS57209541A (en) | Data processor having instruction rom | |
JPS5452947A (en) | Control system for central processor | |
JPS5781676A (en) | Electronic tabulating computer | |
JPS57204959A (en) | Sequence controller due to microprocessor | |
JPS5734252A (en) | Microprocessor | |
JPS56147244A (en) | Microprogram-controlled information processing device | |
JPS57201940A (en) | Assignment system for memory digit | |
JPS5472637A (en) | Rom data reading method | |
JPS57164336A (en) | Processing system for variable word length | |
JPS5622152A (en) | Memory access system |