JPS56145445A - Data communication processing system by multisystem computer system - Google Patents

Data communication processing system by multisystem computer system

Info

Publication number
JPS56145445A
JPS56145445A JP4754580A JP4754580A JPS56145445A JP S56145445 A JPS56145445 A JP S56145445A JP 4754580 A JP4754580 A JP 4754580A JP 4754580 A JP4754580 A JP 4754580A JP S56145445 A JPS56145445 A JP S56145445A
Authority
JP
Japan
Prior art keywords
subsystems
subsystem
general communication
objective
reception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4754580A
Other languages
Japanese (ja)
Other versions
JPS5836375B2 (en
Inventor
Shinji Ogawa
Akio Kinoshita
Makoto Kano
Yasuo Shimizu
Kenichi Naka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP55047545A priority Critical patent/JPS5836375B2/en
Publication of JPS56145445A publication Critical patent/JPS56145445A/en
Publication of JPS5836375B2 publication Critical patent/JPS5836375B2/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To synchronize subsystem-to-subsystem free communication with general communication from one subsystem to N subsystems, and to facilitate the detection of an abnormal subsystem, by checking states of reception-objective subsystems, which are to receive data, all the time by a command response system. CONSTITUTION:Subsystems 1-0-1-2 of the multisystem computer system are connected in parallel via the single bus of data line C and control line D to perform general communication with systems 1-0-1-2. Those systems 1-0-1-2 are provided with control circuits 5-1-5-2, transmitting and receiving circuits 6-0-6-2 and 7-0-7-2, and discriminating circuits 8-0-8-2. For the general communication, a start sequence for a sequential check on the states of reception-objective subsystems which are to receive data by the command response system, a function of sending data at a time after the execution of the start sequence, and a completion sequence for a sequential check on the states of the reception-objective subsystems synchronize the general communication.
JP55047545A 1980-04-11 1980-04-11 Data communication processing method in multi-system computer system Expired JPS5836375B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55047545A JPS5836375B2 (en) 1980-04-11 1980-04-11 Data communication processing method in multi-system computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55047545A JPS5836375B2 (en) 1980-04-11 1980-04-11 Data communication processing method in multi-system computer system

Publications (2)

Publication Number Publication Date
JPS56145445A true JPS56145445A (en) 1981-11-12
JPS5836375B2 JPS5836375B2 (en) 1983-08-09

Family

ID=12778111

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55047545A Expired JPS5836375B2 (en) 1980-04-11 1980-04-11 Data communication processing method in multi-system computer system

Country Status (1)

Country Link
JP (1) JPS5836375B2 (en)

Also Published As

Publication number Publication date
JPS5836375B2 (en) 1983-08-09

Similar Documents

Publication Publication Date Title
US4298860A (en) Monitor and control apparatus
JPS6450151A (en) Fault tolerant digital data processor for performing improved communication monitoring
EP0315303A3 (en) Duplicated fault-tolerant computer system with error checking
DK0403763T3 (en) Method and system for the compilation of computers or computer networks
GB1108540A (en) Process back-up system
EP0159463A3 (en) Probabilistic learning system
US3810577A (en) Error testing and error localization in a modular data processing system
JPS5792948A (en) Loop data transmission system
JPS5713530A (en) Data transfer fault processing system
JPS56145445A (en) Data communication processing system by multisystem computer system
US4092714A (en) Parallel command-status interface through multiplexed serial link
ES456517A1 (en) Input/output security system for data processing equipment
JPS5231629A (en) Data communiction system
JPS57113152A (en) Dumping processing system
JPS5413236A (en) Bus control system
JPS6442795A (en) Card validation terminal
JPS5493340A (en) Duplex processing system
JPS57109020A (en) Bus interface control system
JPS6476246A (en) System for testing common bus
JPS56145444A (en) Bus system of multisystem computer
JPS57105049A (en) Fault processing method of data processing device
JPS5614744A (en) Bus check system
JPS57211626A (en) Computer system
JPS5631254A (en) Station by-pass processing system of data transmission system
JPS55153022A (en) Transmission system for input-output signal