JPS56145431A - Address assigning system of microprocessor - Google Patents
Address assigning system of microprocessorInfo
- Publication number
- JPS56145431A JPS56145431A JP4675680A JP4675680A JPS56145431A JP S56145431 A JPS56145431 A JP S56145431A JP 4675680 A JP4675680 A JP 4675680A JP 4675680 A JP4675680 A JP 4675680A JP S56145431 A JPS56145431 A JP S56145431A
- Authority
- JP
- Japan
- Prior art keywords
- cpu100
- address
- signal
- microprocessor
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE:To facilitate the debugging of a program, by enabling the start of the program at an optional address assigned by a switch by adding the switch and logic to a microprocessor. CONSTITUTION:Microprocessor CPU100 generates reset-out signal 23 synchronizing with reset-in signal 24 generated when an address assigning switch provided to debugging panel 102, and at the 1st timing after signal 23 is ceased, CPU100 starts operation. As a result of the operation start, a memory address is sent from CPU100 to memory device 101 and an unconditional branch instruction from device 101 is received by CPU100 via data bus 10 corresponding to the timing of RD signal 21. Then, CPU100 decodes the instruction to inhibit access to device 101 according to the set state of the change-over switch on debugging panel 102, and then when the access to device 101 is enabled by setting the jump-destination address of panel 102, the program is started at an optional address.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4675680A JPS56145431A (en) | 1980-04-11 | 1980-04-11 | Address assigning system of microprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4675680A JPS56145431A (en) | 1980-04-11 | 1980-04-11 | Address assigning system of microprocessor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56145431A true JPS56145431A (en) | 1981-11-12 |
Family
ID=12756162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4675680A Pending JPS56145431A (en) | 1980-04-11 | 1980-04-11 | Address assigning system of microprocessor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56145431A (en) |
-
1980
- 1980-04-11 JP JP4675680A patent/JPS56145431A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5436138A (en) | Direct memory access system | |
JPS57123455A (en) | Instruction executing device | |
JPS56145431A (en) | Address assigning system of microprocessor | |
JPS5423343A (en) | Microprogram controller | |
JPS5271951A (en) | Branch system for micro program | |
JPS5326632A (en) | Common memory control unit | |
JPS5599656A (en) | Interruption processor | |
JPS53127246A (en) | Control program check system | |
JPS5416955A (en) | Computer system for process control | |
JPS5277548A (en) | Micro program address control system | |
JPS5363829A (en) | Generation control system of interrupt signal and interrupt circuit its execution | |
JPS55140920A (en) | Initial program load control system | |
JPS553011A (en) | Error processing system for sequence control unit | |
JPS55161472A (en) | Channel selection unit of television receiver | |
JPS51138140A (en) | Line control memory access control system | |
JPS5417641A (en) | Microprogram controller | |
JPS5485642A (en) | Memory unit | |
JPS53139443A (en) | Circuit control system | |
JPS6437623A (en) | Data processor | |
JPS5642858A (en) | Microprogram control system | |
JPS5685168A (en) | Access control system for main storage | |
JPS5467351A (en) | Information relay unit | |
JPS56152059A (en) | Program debugging system | |
JPS54122054A (en) | Microprogram control system | |
JPS53140948A (en) | Interrupt processing system |